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Objectives 
The objective of this task was to determine the effect of 
Multi-Flight Computer Operations·a~d Update Blocks on the CPU 
utilization, elap"ed times, and execut 4 0n jitter of the ALT Flight 
Software (FSW). 'l'hese objectives have been accomplished with 
results presented at the FSW ALT Preliminary Design Review. 
Summary of Findings 
Preliminary analysis indicates a total additional CPU cost of 
about 13% for the Approach and Landing Phase of ALT-lO% for Update 
Blocks, 2.5% for GPC synchronization, and approximately 0.5% for 
MTU Redundancy Management. This figure does not include any Up-
date Blocks for SM; however, the cost of these, if there are any, 
should be small relative to the 10% for GN&C Update Blocks. 
Transport lag increased to an average of 15.9 ms (from 14.3 
ms without these functionsi. Maximum transport lag increased to 
18.5 ms (from 16.9). Critical input sampling jitter remained the 
same. 
~ Detailed Findings 
Update Blocks were added to the GN&C port~0n of the model as 
follows: 3 Update SVC's were added to the Fast Cycle Executive 
(1 at 25 HZ, 2 at 12.5 Hz), and 4 Update SVC's were added to the 
Mated/Drop Executive (all at 12.5 Hz) (see Reference 1). Excluding 
synchronization, the FCOS overhead for these 100 Updates/second 
was 2.5% (~250~sec each). The application processing within 
these blocks added 7.5% to the CPU utilization. 
GPC Synchronization was performed for the following events: 
Update Blocks, Wait for Event, Satisfaction of an Event wait (via 
SET or SIGNAL), Timer Interrupts, and I/O Input Completions for 
all devices except the PCMMU. This resulted in about 400 syn-
chronizations/second at a total CPU cost of 2.5%. Information on 
when synchronization should be performed was obtained from Refe-
rence 2. Even if the number of sync points should double, synchroni-
zation costs would only rise to 5%. 
MTU Redundancy Management costs were estimated to be about 
0.5%. At a 12.5 Hz rate, this is about 400~sec per execution of 
the function. Since 12.5 Hz is the maximum rate at which MTU 
RM will be performed (nominal rate is 2 Hz) the cost per exeuction 
could double and the total cost would not exceed 1%. 
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The transport increase of 1.6 ms was caused as follows: 
.62 ms application processing within an Update block 
.25 ms FCOS processing for the Update block 
.42 rns FCOS processing for 7 syncs 
.30 ms misc time due to model variability 
1.59 ms Total 
Future Analysis 
Future efforts in this area should include the following steps: 
1) Obtain data on the usagR of Update blocks ~y SM. 
2) Improve the model of synchronization by charging a varia-
ble CPU cost based on the number of times the sync routine must 
loop waiting for other GPC's. Currently only an average time is 
charged. 
3) As the design of MFC progresses, verify the points where 
synchronization must be performed and obtain a better estimate 
of the cost of the MTU RM function. 
4) Add these tunctions to the baseline FSW model to be used 
in all future analysis. 
References: 
1. Informal information from W. Madden 
2. Digital Development Memo #865, "Quantitative Analysis 
GPC Synchronization Methods", from Charles Stark Draper Labs, 
Inc., dated 1/10/75. 
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PURPOSE 
The purpose of this task was to determine the feasibility ~f 
using the' Flight Software model to generate tables showing the 
staleness of the different down1ist data items. This purpose has 
been accomplished. 
SUMMARY OF RESULTS 
The Flight Software model can be used to generate staleness 
information. The attached tables show the staleness distribution 
for six selected down1ist data items in two different simUlation 
runs. Staleness is relatively constant for those data items whose 
collection rate is an integral multiple of their downlist rate; for 
those data items which are collected and down1isted at non-integral 
rates (e.g. collected at 12.5HZ and down1isted at 5HZ), however, 
the staleness is quite variable from sample to sample., More detail 
is given below. 
FINDINGS 
The Flight Software model corresponding to the 2/17/75 
Functional Desiqn Specification was used for this study. The 
six data items used were collected via I/O requests from the Fast 
Cycle Executive and down1isted at rates of 12.5, 5, or 1HZ (see 
Table 1). Staleness for each down1ist item was computed as the 
time between reading the aata at the MDM and placing it in the 
downlist buffer. 
Two simUlation runs, each simulating 4 seconds of time, were 
made for the study. In the first run (results shown in Figures 
1, 2, and 3), the CPU estimates given in the 2/17/75 FDS were 
used, creating an overload condition. However, since the Fast 
Cycle Executive and the Downlist are the two highest priority 
tasks, they were always able to complete processing before their 
next execution was scheduled. A second run, with all CPU esti-
mates reduced by 50%, was made to investigate the effects of 
timing variations on the results. Results of this run are shown 
in Figures 4 and 5. 
The timeline in Figure 1 shows the approximate times of 
gathering inputs and downlisting data for a 1/2 second period of the 
first run (full CPU estimates). The line above the time bar shows 
the active periods for the Fast Cycle Executive (periods from timer 
interrupts going off until CLOSE is issued) with the approximate 
times for gathering data via the three input requests. The line 
below the bar shows Downlist periods of activity with the approxi-
mate times of downlisting the various items. (Item D6 not shown 
because not downlisted in this period) . 
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Figures 2 and 3 show the staleness information for the six 
data items in the first run (full CPU estimates); Figures 4 and 5 
show the same information for the second run (reduced CPU estimates) . 
Each graph shows staleness of data in milliseconds versus the number 
of samples in that range. Although there are some differences 
between the corresponding downlist items in the two runs, the 
general conclusions given below are valid for each run. 
CONCLUSIONS 
Two factors influence the variability of data staleness in the 
two runs. The first is that the Fast Cycle Executive performs much 
more work on odd execution cycles than on even. This causes the 
Downlist process to delay beginning its processing on its odd 
cycles until the Fast Cycle Exec finishes. A data item downlisted 
at a rate of every 1st, 3rd, 5th, •.• execution of the Downlist 
process will thus alternate between rapid downlisting and waiting 
for the Fast Cycle Exec'o finish. The data item 'Fwd Atch Pt Cap', 
(3rd graph in Figure 2) v:dch is downlisted every fifth cycle of 
the Downlist process, d"i.,.onstrates this effect. 
The second factor influencing the variability of staleness, 
[, 
which has a much more significant effect, is the condition of 
downlisting at a rate not evenly divisible into the data collection I 
rate (e.g. collect data at 12.5HZ and downlist at 5HZ). This creates 
a very large variability in the amount of staleness. The first and 
third graphs in Figures 3 and 5 demonstrate this effect. 
Current efforts towards reducing the cost of Downlist will, 
if successful, permit a larger skew of the DOI·mlist Process away 
from the Fast Cycle Executive (perhaps 25 ms); this will largely 
alleviate the staleness variability caused by the first factor 
mentioned above. No solution is apparent for the second factor 
mentioned, except for making the collection and downlisting rates 
compatible. 
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Table 1 - Data Items Used for Staleness Computations 
Down1ist Item Sample Rate, Source I Down1ist Rate 
D1 - Gyro Roll Rate 25HZ, GN&C Input #1 12.5HZ 
D2 - IMU lOR 1205HZ, GN&C Input #3 12.5HZ 
D3 - Fwd Atch Pt Cap 25HZ, GN&C Input #2 5HZ 
D4 - GN IMU Fail 12.5HZ, GN&C Input #3 5HZ 
D5 - LH RHC Roll 25HZ, GN&C Input #1 1HZ 
D6 - IMU Plat Temp 12.5HZ, GN&C Input #3 1HZ 
Ready 
I 
" 
Execution Cycles When 
Down1isted 
1,3,5,7,9, .• 0 
2,4,6,8,10, o 0 0 
1,6,11,16, o •• 
3,8,13,18, • 0 . 
5,30,55, ... 
15,40,65, ... 
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PURPOSE AND SCOPE 
The purpose of this study has been to evaluate the performance 
of the Flight Software ADL2 neli .... ery. The scope of this task was 
limited to ADL2 cyclic functions, including the cyclic processing 
invoked by the IMU specialist function. GN&C was simulated in two 
flight control modes, manual direct and manual CAS. 
OBJECTIVES 
The objective of this study was to answer the following ADL2 
performance questions: 
11 What is the ADL2 CPU load? 
21 Can all processes complete within the required cycle time? 
31 What is transport lag and input sampling variation? 
METHOD 
All cyclic processes for ADL2 were modeled. In addition, the 
IMU Major Cycle Processor, which is a cyclic process invoked by the 
IMU specialist function, was modeled. Table 1 contains a profile 
of the ADL2 processes modeled. Crew inputs and demand response 
specialist functions were not modeled. 
The inputs used in l\\odeling ur and SM are provided in Appendix 
A. As in previous studies, the CPU estimates for Polling, Data 
Acquisition and PM Control include an assumed 15% HAL Overhead. 
the total CPU is moderately sensitive to this figure. Appendix 
B contains a breakdown of processing times for GN&C. Two cases were 
simulated: Case 1 had GN&C in manual CAS mode and Case 2 had GN&C 
in manual direct mode. The average CPU for the worst case processing 
load, cluster positioning, was used for the IMU Major Cycle processor. 
Appendix C contains the GN&C I/O profile modeled. 
FINDINGS 
CPU utilization for the ADL2 baseline case 1 with GN&C in manual 
CAS mode was 80.7% (Refer to Table 21. In a two-second simulation, 
one execution of the lowest priority process, IMU Major Cycle 
Processor, was missed because the elapsed time of its previous 
execution exceeded 320 ms. CPU utilization for the ADL2 baseline 
case 2 with GN&C in manual direct mode was 74.8% (Refer to Table 3). 
All processes were able to complete within their allotted time. 
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Flight Compu~er Task Summary for ADL2 
10 Reg 
Process Subsystem Rate Priority per sec 
Fast Cycle Executive GN&C 25HZ 250 175 
Downlist UI 25HZ 246 25 
IMU Minor Cycle Proc. GN&C 25HZ 242 
Data ACquisition SM 10HZ 234 10 
MCDS Input 
(Polling) UI 5HZ 230 10 
Preflight Executive GN&C 12.5HZ 146 
Display Update UI 1HZ 142 2 
PM Control SM 2HZ 122 
IMU Major _C~cle Proc. GN&C 
-
3.125HZ 114 
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TABLE 2 
CASE 1* 
ADL2 CPU UTILIZATION 
!J.l. 
DISPLAY UPDATE 
POLLING 
DOWNLIST 
UI TOTAL 
~ 
DATA ACQUISITION 
PM CONTROL 
SM TOTAL 
!llik 
FAST CYCLE EXEC* 
IMU MINOR CYCLE PROC 
APpL 
8.7 
.7 
11.9 
21.3 
3.8 
L1 
5.0 
17.2 
8.4 
PREFLIGHT EXEC 2.3 
IMU MAJOR CYCLE PROC*~ 3....2. 
GN&C TOTAL 31.1 
TOTAL SYSTEM 
*MANUAL CAS MODE 
··ADJUSTED FOR 1 MISSED EXECUTION 
FCOS 
.5 
1.0 
3.6 
5.1 
1.5 
..2 
1.7 
12.9 
1.7 
1,0 
----2 
15.9 
--..& 
23.3 
TOTAL 
9.2 
1.7 
15.5 
26.4 
5.3 
L.Y. 
6.7 
30.1 
10.1 
3.4 
3....5. 
47.0 
--..& 
80.7 
I 
'~", ,1 ~-~~ 
'I 
i 
!.!.l 
DISPLAY UPDATE 
POLLING 
DOWNLIST 
UI TOTAL 
S1L 
DATA ACQUISITION 
PM CONTROL 
SM TOTAL 
~ 
FAST CYCLE EXEC* 
IMU MINOR CYCLE PROC 
PREFLI GHT EXEC 
IMU MAJOR CYCLE PROC 
GN&C TOTAL 
TOTAL SYSTEM 
*MANUAL DIRECT MODE 
TABLE 3 
CASE 2* 
ADL2 CPU UTILIZATION 
APPL 
8.7 
;7 
ll....9. 
21.3 
FCOS 
.5 
1.0 
i& 
5.1 
3.8 1.4 
1.2 ~ 
5.0 1.6 
ll.O 
8.4 
2.3 
3& 
25.3 
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9.2 
1.7 
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5.2 
1.4 
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23.7 
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41.1 
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Transport lag was measured as the time data from Input 1 or 2 
leaves the MOMs to the time Output 1 data arrives at the MOMs. The 
Fast Cycle Executive must perform 4.88 ms of transport lag processing 
in manual CAS mode and 2.3 ms of transport lag processing for manual 
direct mode. Transport lag for manual CAS mode, case 1, ranged from 
10-21 ms and exceeded the required upper bound of 15 ms 22% of the 
time. Since manual direct mode requires 2.5 ms less transport lag 
processing, transport lag results for case 2 were better. The range 
was 7-16.6 ms and 2% of the cases exceeded 15 ms. 
Sampling variations are defined as the variation from 40 ms of 
the difference in the times between succeeding samples of Input 1 
data on the FF MOMs and Input 2 data on the FA MOMs. Sampling 
variation results for Input 1 showed that 78% of the samples 
exceeded .8 ms in manual CAS mode and 54% of the cases exceeded 
.8 ms in manual direct mode. The requirement is that not more than 
4% can exceed .8 ms. The maximum sampling variation exceeded the 
required 4 ms upper limit in 24% of the samples for manual CAS mode 
and in 8% of the samples for manual direct mode. In manual CAS 
mode the sampling variation was as high as 9.4 ms and in manual 
direct mode it was as high as 6.4 ms. The sampling variation for the 
FA MOM (Input 2) meets requirements for both GN&C modes. 
Factors that contribute to transport lag and sampling jitter 
are discussed in detail in the FSW ALT FOR Analysis Report. An 
additional contributing factor is that the ALT PROM chained input 3 
is broken into 4 separate read requests, inputs 3, 4, 5 and 6, for 
ADL2. Althcmgh these requests are issued before the close of the 
Fast Cycle Executive, they are not complete before the start of 
the next minor cycle. Thus, on every even cycle Input 1 is delayed 
because the FF MOM is busy with I/O requests issued on the previous 
odd cycle. Figure 4, a profile of elapsed times for GN&C I/O requests, 
illustrates the contention for the FF MOMs. 
The best way to eliminate this contention is to reduce the 
number of I/O transactions to the FF MOMs on the odd minor cycles. 
Since MSBLS data is not processed for AOL2, both cases were run 
with Input 6 (MSBLS) deleted. Without Input 6, transport lag and 
sample variation requirements were met for the manual direct mode. 
By deleting input 6 and by moving output 3 (OOU) to the even minor 
CYCles, transport lag and sample variations were met for manual 
CAS mode. Refer to tables 5 and 6 for a summary of transport lag 
and sample variation results. 
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TABLE 4 
GN&C I/O PROFILE FOR 2 AVERAGE MINOR CYCLES FROM CASE 1* 
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r-~ 
Time In 
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" I Input 4 [ I 
I 
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Input 5 
Input 6 [ 
Output 2 
Output 3 ,--
I 
CJ Elapsed time for I/O request; includes FCOS and IOP servicing of request, wait time 
for free BCEs and data transfer time. II1II Application Processing 
r- *GN&C in m=tnual CAS mode : 
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TABLE 5 
ADL2 TRANSPORT LAG RESULTS 
BASELINE 
BASELINE 
MANUAL CAS WITH NO INPUT 
6 AND OUTPUT 3 (DDU) 
OVED TO EV 
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TABLE 6 
ADL2 SAMPLING VARIATION RESULTS 
BASELINE MANUAL DIRECT 54% 8% 6.4MS 
BASELINE MANUAL CAS 78% 24% 9.4MS 
MANUAL DIRECT MODE WITH 2.6MS 4% 1 
1 
1 
MANUAL CAS MODE WITH 
1 
14% 3.8MS 
MANUAL CAS WITH NO 2% 1MS 
INPUT 6 AND OUTPUT 3 
(DDU) MOVED TO EVEN CYCLE 
I' 
! j 
1 , 
vI 1 
.[. .~ 1 ! 1 
! 
-8-
r' , . 
, 
i 
RESULTS AND RECOMMENDATIONS 
CPU utilization for cyclic ADL2 processes is 80.7% for manual 
CAS mode and 74.8% for manual direct mode. With 80.7% CPU utiliza-
tion the lowest priority process was not always able to complete 
within its cycle rate. If more accurate CPU estimates are desired, 
ADL2 CPU utilization should be resized when CPU estimates based on 
Ies processing times are available for Polling, Data Acquisition 
and PM Control. 
If it is determined that CPU for ADL2 should be reduced, one 
way would be to implement the new Down1ist design for ADL2. This 
design, consisting of executable tables, would reduce the 15.5% CPU 
cost for Down1ist to 5.1%. 
Although transport lag and sample variations requirements are 
not met for the ADL2 baseline, these requirements can be achieved 
by redistributing the 12.5 hz I/O requests fo:;;' the FF MDM over the 
odd and even minor cycles, as described in Findings. 
REFERENCES 
Flight Software ALT PDRAna1ysis Report by K. L. Williams, 
3/21/75. 
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APPENDIX A 
SM INPUTS FOR ADL2 
I BASED ON ESTIMATED INSTRUCTION COUNTS2,5~ INSTRUCTION PLUS 15% 
HAL OVERHEAD 
DATA ACQUISITION 
I 1 PMU READ/CYCLE FOR AN AVERAGE OF 39 WORDS' 
I 387 16-BIT WORDS READ PER SECOND 
I 66 INTERAPPLICATION WORDS READ PER SECOND 
PM CONTROL 
NO PRECONDITION, SPECIAL COMPUTATION OR LIGHT AND ALARM MANAGEMENT 
EM 
I SAMPLE RATES 
II DISCRETE PARENTS 
• FAIL RATE 
1 GOING BAD PER FDA CYCLE 
1 GOING GOOD PER FDA CYCLE 
-10-
MEASUREMENTS SAMPLES 
23 (114 DISCRETES) 46 
, 
I, 
L 
::1. '-
, 
, I 
·,'1 l' , 
;-i 
...... 
( : 
'. ,-
DOWNLIST INPUTS 
DOWNLIST (25HZ) - PROCESS·ING TIMES BASED ON I:IAL EXPANSION OF ASSEMBLY 
LANGUAGE INSTRUCTIONS X 2.~P/INSTRUCTION 
• THE NUMBER OF WORDS DOWNLISTED IS 1254 16-BIT WORDS PER SEC 
• 3 RATE GROUPS I/SEC1 S/SEC1 12.5/SEC 
• THE NUMBER OF WORDS MOVED PER EXECUTION - 48 
• NUMBER OF CONTIGUOUS DATA GROUPS PER EXECUTION - 40 
• 1 PCMMU WRITE/CYCLE OF 128 WORDS; 3 CHAINED REQUESTS PER 
WRITE 
UI INPUTS 
DISPLAY UPDATE UI:IZ) - PfWCESSING TIMES BASED ON NUMBER OF CODED 
, Al:.'SEMBLY LANGUAGE INSTRUCTIONS X :L.5P/INSTRUCTION 
• 2 ACTIVE DEU'S 
• DISPLAYS SUPPORTED: 
RM SENSORS AT 1HZ 
IMU CONTROL AT 1HZ 
SYSTEM SUMMARY AT 1HZ 
FCS/DED DISP AT 1HZ 
DISPLAY UPDATE CPU COST INCLUDES UPDATING OF THE TWO LARGEST 
DISPLAYS J SYSTEM SUMMARY AND RM SENSORS. 
SYSTEM SUMMARY CONTAINS: 
34 .o.NALOGS 
11 SCALARS 
76 REMOTE TEXT 
67 BILEVEL TEST 
35 STATUS BYTE CHECK 
96 XJ Y COORDINATE SETS 
-11-
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1 
.J 
1 
I j 
l 
RM SENSORS CONTAINS: 
14 SCALARS 
4 REMOTE TEXT 
36 XI Y COORDINATE SETS 
pOLLING (5HZ) - PROCESSING TIMSS BASED ON ESTIMATED INSTRUCTION 
COUNTS X 2.5~/INSTRUCTION PLUS 15% HAL OVERHEAD. 
-12-
~ " , , 
, " I' 
:\ , 
;1 
'I 
I 
;1 
,; 
1 
1 
J 
~ 
;j 
I 
J 
l , 
I 
< 
.1 ; 
I 
~ 
I 
J 
1 
I 
.j 
" 
~ 
l 
1 
'" j 
~1 
, 
, , 
-~ 
~_d 
£1 
, ;;, l 
, ~! APPENDIX B 
••• ~ 0 FAST CYCLE EXEC. - ADL2 
"[i MOPULE 
Ii EXECUTIVE SEQUENCER 
I: 
:1 FCS DATA PROCESSOR 1 
I 
I' I' *RGA PROCESSING ~ 
! 
I 
I 
I 
i . 
~. 
*AA PROCESSING 
*ELEVON FEEDBACK PROCESSING 
ELEVATOR COMPUTATION 
PROCEDURE LOGIC 
ELEVATOR MANUAL DIRECT (MD) 
CONTROL ELEMENT** 
AILERON MD CONTROL ELEMENr** 
RUDDER MD CONTROL ELEMENT** 
FCS COMMAND PROCESSOR 
ELEVON & RUDDER CMD. COM-
PENSATION 
SPEEDBRAKE CMD. COMPENSATION 
PROCEDURE LOGIC 
FCS DATA .PROCESSOR 2 
25HZ DISCRETES SELECTION 
FILTERING 
TRIM PROCeSSING 
12.5HZ DISCRETES S.F. 
PITCH & ROLL/YAW PB I PRO'-
,. *RHC PROCESSING 
BODY FLAP DISCRETES PRO-
CESSING 
"ro-,,-·' '- ,._. 
EXEC. TIME(USEC) RAn: kr~ 
96 25, 0.240 
331 
220 
421 
38 
40 
356 
308 
268 
132 
26 
40 
315 
59 
195 
39 
860 
56 
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25 
25 
25 
25 
25 
25 
25 
25 
25 
0.828 
0.550 
1.052 
0.095 
0.100 
0.770 
0.770 
0,670 
0,330 
12,5 0.033 
25 0.100 
25 0,788 
25 0.148 
12.5 0,244 
12,5 0.049 
12,5 1.075 
6,25 0.035 
,-," " 
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i 
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I 
-I 
- i 
I 
REPRODUCIBILITY OF THE 
ORIGINAL pAGE IS POOR 
FAST CYCLE EXEC. (MANUAL DIRECT) - ADL2 (CONT,) 
MODULE 
*SBTC PROCESSING 
SPEEDBRAKE TAKEOVER/STANDBY 
*RPTA PROCESSING 
*SPEEDBRAKE & B.F. FEEDBACK 
EXEC. TIME (~SEC) ~ ~ 
200 6.25 0.125 
125 6.25 0.078 
467 6.25 0.292 
~ , PROCESSING 210 
9 
6.25 
1.04 
1.04 
12.5 
0.131 
0.001 
0.011 
1.020 
, ! 
AILERON POSITION COMPUTATION 
*RUDDER FEEDBACK PROCESSING 
PITCH CONTROL ELEMENT 
ROLL/YAW C.E. 
BODY FLAP C.E. 
TOTAL 
*1 LRU GOES THROUGH SELECTION FILTER 
**IN MANUAL CAS (MC) MODE: 
105 
816 
864 
304 
ELEVATOR MC CONTROL ELEMENT 1557 
AILERON MC CONTROL ELEMENT 635 
RUDDER MC CONTROL ELEMENT 935 
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12.5 1.080 
6.25 0.190 
10.925 
25 3.893 
25 1.587 
25 2.338 
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, tJ]l IMU MINOR CYCLE PROCESSOR - ADL2 
'-·--~'I '-
'"I MODULE 
I, IMU BITE PROCESSING 
,Ii 
I' II 
Ii 
Ii 
~ 
IMU ACCELEROMETER PROCESSING* 
IMU RESOLVER PROCESSING* 
IMU GYRO TORQUE PROCESSING* 
IMU MINOR CYCLE PROCESSING* 
TOTAL 
*REPRESENTS 1 IMU 
EXEC, liME Rill. 
600 25 
576 25 
1394 25 
584 25 
200 25 
IMU MAJOR CYCLE PROCESSOR C3.25HZ)-ADL2 
%.c.E.u. 
1.50 
1.44 
3.48 
1.46 
!L2.O. 
8.38% 
MAX, % CPU AVG (% CPU) MIN (% CPU) FUNCTION 
'~LUSTER POSITIONING* 
~. 
3.98 3.16 2.90 
GROUND SEQUENCE* 3.91 1.36 1.36 
*CLUSTER POSITIONING AND GROUND SEQUENCE ARE MUTUALLY EXCLUSIVE EVENTS. 
PREFLIGHT EXECUTIVE - ADL2 
MODULE 
AIR DATA ~ONVERSION 
AiR DATA CALCULATIONS 
CALLS TO PROCESSING STUBS 
" EXEC, TIME 
612 
857 
21 
R8IE. %cPu 
12.5 0.765 
12.5 1.071 
12.5 .263 
I DISPLAY PROCESSING-IMU CONTROL 145 12.5 .181 
MONITOR DISPLAY 
TOTAL 2.280 
-15-
1 
1 , 
,I 
INPUT GROUp 1 
ACCELEROMETER ASSEMBLY 
LEFT AND RIGHT RHC 
LEFT AND RIGHT SBTC 
LEFT AND RIGHT RPTA 
FF MDM DISCRETES 
INPUT GROUp 2 
RGA 
ASA FEEDBACKS 
FA MDM DISCRETES 
APPENDIX C 
ADL GN&C 1/0 PROFILE 
B.AI.E. 
25HZ 
25HZ 
LEFT AND RIGHT AFT ATTACH PT 
VOLTAGES 
APU PRESSURES 
INPUT GROUP 3 
ADTA 
INPUT GROUp 4 
IMU 
(TIME TAG) 
INPUT GROUp 5 
TACAN 
RA 
INPUT GROUp 6 
HSBLS 
12.5HZ 
25HZ 
12.5HZ 
12.5HZ 
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t1Ilr1 
FFl-4 
FAl-4 
FFl-4 
" FFl-3 
FFl-3 
FFl-3 
I' J 
." 
• 1 --'. '~ 
1 , 
I 
I 
J 
~'j 
1 
1 
j 
\ . ~~ 
'-.. ~ 
,\ 
" ,
OUTPUT GROUP 1 
ASA COMMANDS 
FA MDM DISCRETES SET 
FA MDM DISCRETES RESET 
OUTPUT GROUP 2 
FF MDM DISCRETES SET 
FF MDM DISCRETES RESET 
SPI 
TACAN CONTROL REG 
IMU TORQUE & SLEW COMMAND 
OUTPUT GROUP 3 
DEDfCATED DISPLAY UNIT #1 
DEDICATED DISPLAY UNIT #2 
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PURPOSE AND SCOPE 
The purpose of this task was to evaluate the performance of the FCOS 5 I/O design, specifically that of the lOP Software, under the ALT I/O profile. The scope was restricted to the lOP softwarel the resulting change in the APlOl CPU cost of I/O Management was not addressed in the model. 
OBJECTIVES 
The objectives of the study were tw~fold: 1) use the detailed lOP model to evaluate the performance of the lOP with respect to request start jitter, DMA loading, and service response timesl 2) use the results to provide parameters far I/O performance char-acteristics to calibrate the Flight Software (FSW) simulation model. Both of these objectives have been accomplished. ' 
SUMMARY OF RESULTS & RECOMMENDATIONS 
Overall performance of the lOP software is much improved over the design analyzed prior to the FSW PDR. The elapsed time for I/O requests has been greatly reduced, especially on the Flight Critical Busses. As a result., transport lag is no longer a problem. The variability in starting an I/O request is also much lessl the interval between sampling the critical inputs on successive exe-cutions of the Fast Cycle Executive is well within requirements. 
One system response requirement appears to be in some jeopardy. For certain inputs, the variation in sampling MDM's in a redundant request which are commanded by different computers must not exceed 300~sec. To meet this requirement, the jitter in starting a request should not exceed about 250~sec, which was true for all of the I/O requests modeled. 
' 
The theoretical maximum for this jitter, however, is the time interval between points where the lOP checks for new work to startl while more than 95% of these intervals were less than 200~sec, a few ranged up to 300~sec. Very detailed analysis would be required to determine whether these variations could occur in a different order in different IOP'Sl intuitively, the lOP's should embark on these long paths at about the srune time, thereby staying within reqUirements. 
METHOD 
Three MSC routines perform the I/O functions: 1) FIOMPSDO executes when no I/O is outstanding. Its purpose is to monitor for new work to perform (as directed by the CPU), and to start the appropriate routine. 2) FIOMCNTL is executed to start the BCE pro0cams for a new request sUbmitted by the CPU. 3) FIOMNTR 
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is executed to monitor for request completion and interrupt the CPU 
on a completed request. 
These routines were modeled by simulating the MSC instructions 
required to perform the functions of each, together with a control 
structure.to determine which logic paths were to be taken. Statistics 
were obtained on DMA activity and queueing, elapsed time for the 
routines (actually for segments of the MNTR routine), variability 
in starting a request, and intervals between checking for new work 
to start. Results given below are organized in this fashion. 
FINDINGS 
DMA Activity 
There were about 49000 DMA requests per second in the 
modeled run - 29000/sec for the MSC and 20000/sec for the BCE's. 
This load requires 3.9% of all available memory cycles and causes 
an effective additional CPU utilization due to I/O interference 
of 2.8%. A threshhold of 8 pending DMA requests was used to cause 
the burst mode to be entered. The maximum number of outstanding 
requests observed in the model was 10, and only about .2% of requests 
were issued in the burst mode. Table 1 provides more detail on 
these results. 
MSC Routines Elapsed Time 
As stated previously, three MSC routines, FIOMPSDO, 
FIOMCNTL, and FIOMNTR,were modeled for this study. FIOMPSDO is 
active when no I/O is outstanding. It checks for new work every 
l20~sec, and branches to the appropriate routine as directed by 
the CPU. The MSC spends about 73% of its time in this routine. 
FIOMCNTL is the routine 
ciated with an I/O request. 
with a range of 150-220~sec. 
here. 
used 
Its 
The 
to start the BCE programs asso-
average elapsed time is l72~sec, 
MSC spends about 4% of its time 
FIOMNTR is the routine that monitors for request completion and 
notifies the CPU when the request is complete. The routine con-
sists of three segments: 1) the set-up time prior to issuance of 
the RAW instruction; 2) the RAW instruction itself, which actually 
recognizes the request aompletion; and 3) interrupting the CPU. The 
set-up portion of the routine requires an average of 78~sec, and 
ranges from 70 to 95~sec. The RAW instruction will wait for com-
pletion for up to l12~sec before timing out and eventually repeating 
itself; when it finds a completion, then, it takes an average of 
about 56~sec. The clean-up segment of the routine requires an 
average of 58~sec, and ranges from 50-65~sec. The Monitor routine 
is active about 23% of the time. 
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Table 1 - DMA Activity 
Requests/sec Avg response Maximum 
(]lsec) including response 
c;ueuing (]lsec) 
Total 48800 3.2]lsec 19]1sec 
MSC 29000 2.5]lsec 18]lsec 
Read 28100 2.5]lsec 18]lsec 
write 900 3.1]lsec 16]lsec 
BCE 19800 4.3]lsec 19]1sec 
Read 17500 4.3]lsec 19]1sec 
Write 2300 4.4]lsec 15]lsec 
i -
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Table 2 
Request Start Variability 
% of samples in this Cumulative % 1 
range ! 40% 40% 
34 74 1 j 21 95 I 
3 98 
2 100 
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Time ()lsec) 
100-120 
120-140 
140-160 
160-180 
180-200 
200-220 
220-240 
240-260 
260-280 
280-300 
Table 3 
Interval Between Checking for New Work 
% of samples in this 
ranqe 
78.7% 
1.0 
0.1 
1.0 
14.1 
2.9 
0.2 
0.2 
1.1 
0.7 
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Cumulative % 
78.7% 1 
79.7 
79.8 
80.8 
94.9 
97.8 
98.0 
98.2 
99.3 
100 
. " 
[) 
· i 
Request start Variability 
The average time between the CPU requesting new work and 
the MSC starting on the work at FIOMCNTL is 73~sec. Table 2 gives a 
further breakdown of the distribution of this time. Assuming that 
IOP's could differ in starting a request by the maximum variability 
shown for a single IOP, this figure (250~sec) is the major impedi-
ment to meeting the 300~sec window for redundarit sensor reads. 
If this requirement is firm, design changes may be required to 
reduce the start variability. 
Intervals Between Checking for New Work 
As stated earlier, this time is the limiting factor of 
request start jitter. The average time between checking for work 
is 135 sec. Table 3 gives a distribution of the times. The longest 
path without checking in the MSC routines is in FIOMNTRl it occurs 
, .' 
when all BCE's for a request finish just before the MSC times out of the 
RAW instruction. This path can take up to 300~sec. It should be noted 
that other MSC routines are designed but were not modeled (Self-
test, Compare word exchange). The execution time of these routines, 
if longer than 300psec, can increase the maximum interval described 
here. 
REFERENCE 
IOP Software Analysis - Initial Report by R. W. Burns, Jr., 
4/23/75. 
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1.0 MANAGEMENT OVERVIEW 
This report covers two major Utility/Data Flow areas: (1) Test 
Control Supervisor (TCS); (2) Frequency Response Tests (FRT). 
Analysis of the current UDF design shows these findings: 
TCS 
FRT 
• 5 test sequences can do work simultaneously assuming 
no test sequence is CPU bound. 
• all 5 test sequences will share the CPU equally if the 
test sequences contain I/O reads and testing with 
averaging. 
• FRT I does not meet the requirement that all responses 
from avionics stimuli fall within 1 ms. The response 
variation was 7 ms. 
• FRT II cannot complete its workload in the 10 ms allotted. 
The average elapsed time of the task was 12.7 ms. and 
the task missed 50.5% of its scheduled executions in a 
2 second simulation 
Based on the above findings, further analysis was done to 
address solutions for the FRT performance problems. This analysis 
produced the following recommendations that will permit FRT to 
meet response time requirements: 
• Synchronize all cyclic process starts. (To) 
• 
• 
• 
o 
Skew the start of FRT I process 15 milliseconds from Downlist 
by scheduling FR'I' I 15 milliseconds prior to To. 
Make FRT the highest priority task in the system. 
Write a hard-coded BCE program which will write to the 
activators and read the sensors. , 
The lOP Software design in FCOS 5.0 release is needed to 
meet FRT II requirements to cycle every 10 ms. 
- 1 -
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2.0 PURPOSE AND SCOPE 
The purpose of this task was to evaluate the performance of the 
UDF software. This evaluation was done in two steps: (1) evaluate 
the efficiency of the Sequence Processor Module while running five 
test sequences simultaneously; and (2) evaluate the response time 
for Frequency Response Tests (FRTl Part I write Commands to the 
Control Surfaces, and evaluate the I/O loading effects for FRT 
Part II. 
3 • 0 OBJECTIVES 
to: 
The objectives of this task were to help UDF software designers 
(1) determine the most efficient method to run multiple 
test sequences simultaneously (5 maximum). 
(2) determine a read/write method for FRT Part I to meet the 
requirement that elapsed times between the write command 
to the control surfaces reading the MDM and the response 
from the read command reaching the MDM will not vary more 
than 1 millisecond. 
(3) determine if FRT Part II meets requiremer,ts to write to 
six Control Surfaces and read 28 Control Surface responses 
in 10 milliseconds. 
These objectives were achieved in this task. Another objective, to 
show the impact of Housekeeping Data Acquisition processing, was 
not accomplished and is deferred for future UDF analysis tasks. 
4.0 METHODS 
To accomplish these objectives a model of UDF was developed. 
For step 1, the model includes: 
(1) a functional Single Command Processor 
(2) a functional Sequence Acquisition Processor 
(3) a detailed Sequence Processor Module which sequences 
through any test sequence. CPU is charged by operator 
function so that it varies with each unique test sequence. 
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In addition to the modules above the model includes for steps 
2 and 3: 
(1) a functional FRT Part I Control Module. 
(2) one functional Aerosurface Actuator (ASA) program. 
(3! a functional Command module. 
(4) a functional, Cyclic Waveform Generator module. 
(5) a functional Control Surface Read module. 
Both steps will run in an environment of: 
(1) LDB polling at. 25 Hz. with no data input. 
(2) DEU polling at 5 Hz. with no data input. 
(3) Downlist data at a rate of 3200 16-bit words/second. 
See Figure 1 for the organization of the Flight Software 
model and its interactions with the UDF model. 
Priorities to be used for this study are: 
(UDF priorities are relative) 
l. Downlist 246 
2. DEU Polling 230 
3. LiJB polling 134 
4. Single Command Processor 129 
5. Sequence Acquisition Pro-
cessor 110 
6. Sequence Processors 69-65 
7. Waveform Generator 60 
8. FRT Control 58 
9. FRT COlltrol Surface Read 58 
10. ASA Program 56 
- 3 -
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1 
11. FRT Conunand 
12. Telemetry Format Load (TFL) 
Program 
52 
44 
13. Computer Status Lights Test 42 
Fiqure 2 shows the assumptions made for the TCS studv and 
Figure 3 lists the process·times assigned to the TCS operators. 
Figure 5 shows the System Software environment used on the FRT 
study. 
5.0 FINDINGS 
5.1 TCS 
TCS has no apparent problems with the current design. 
Five sequence processors can get work done simultaneously. 
The test sequences used in this study were not 
typical, rather, an attempt was made to create a 'worst 
case' condition (See Figure 4). The highest priority 
Sequence Processor executed a test containing only 
repeated read with no averaging. This is a minimum of 
I/O activity by the highest priority task, yet, all four 
Sequence Processor, at a lower priority, were able to 
accomplish work (See Figures 8 and 9). Figure 10 shows 
the ratio of process time to time lost because the CPU 
was not available. (Task suppression time) 
A more typical test sequence would have reads and 
tests with averaging and, possibly, some delays. These 
delay periods would allow all Sequence Processors to 
complete an equal amount of work. 
If any Sequence Processor executes a test sequence 
without any I/O or delays, all Sequence Processors at 
a lower priority will be 'locked out' and unable to 
accomplish any work until the higher priority Processor 
completes. 
5.2 FRT 
The large variability of the current lOP design 
(FCOS 4.0) prevents FRT I and FRT II from meeting current 
response requirements. 
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FRT I The two cases run for FRT I are summarized below (see 
Figure 6 for detailed case descriptions). 
Case I - The current FRT I design and the current 
lOP design were used in this case. 
Case II - The new lOP design (FCaS 5.0) was used in 
this case. 
Case II indicates that the new lOP design will reduce the 
variability between the write request and the response data 
to I ms, which is the requirement (See Figure Ill. Since the 
modeled response is bordered on exceeding the requirement, it 
is recommended that a BCE program be written which will issue 
both the write to the actuators and the read of the sensors. 
This hard-coded BCE design modification could not be 
measured in the current rap model, but, analysis of the FCOS 
capabilities indicates 67 microseconds is the maximum varia-
bility that will occur between a series of write-read requests. 
FRT II The four cases run for FRT II are summarized below 
(see Figure 7 for detailed case descriptions) : 
Case I - The current FRT II design and the current lOP 
design were used in this case. 
Case II - The use of the hard-coded BCE program was 
tmplemented in this case. 
Case 111- The new lOP design was used in this case. 
Case IV - Both the new lOP design and the hard-coded 
BCE program were implemented in this case. 
As the ~ata in Figure 12 indicates, the hard-coded BCE 
program alone is not sufficient to meet FRT II requirements. 
The missed executions were reduced to 25.5% from 50.5% with 
the BCE progrdm. Since the BeE program is required for FRT I 
and it does help FRT II response it should be used for both. 
A savings of 5% Fcas CPU utilization is also realized by using 
the BCE program •. The new ::',j,' a'2sign 1.s needed to meet FRT II 
requirements as Cases III and IV i.ndiea.te. 
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6.0 RECOMMENDATIONS 
REPRODUCIBILITY OF Tli}li 
ORIGINAL 1?A.Gj!J J~ 1?PQ~ 
Recommendations 1-3 are to make the FRT system more efficient. 
Recommendations 4-5 are needed to meet FRT requirements. There 
are no recommendations at this time for TCS. 
1. Synchronize dll cyclic process starts (To)' This allows 
control of the system workload and helps predict variations 
in that workload. 
2. Skew the start of FRT I process 15 ms from Downlist by 
scheduling FRT I 15 ms prior to To' 
3. Make FRT the highest priority tasks in the system. FRT II 
has the fastest cyclic rate in the system and should have 
priority to get its work done. When using the FCOS 5.0 
lOP design, FRT uses flight critical busses which will 
have the 2nd highest I/O priority next to ICC traffic. 
4. Write a hard-coded BCE program which will write to the 
actuators and read the sensors. This ensures a minimum 
variation in the elapsed time between write and read 
commands for FRT I. 
5. The FCOS 5.0 lOP design must be available to UDF for FRT II 
to'meet requirements. 
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APPENDIX A 
FSW PERFORMANCE MODEL ORGANIZATION 
FOR lJDF STUDY 
ROUTINES TO SIMULATE EXTERNAL DPS 
INTERFACES INCLUDING: 
• ROUTINES TO TABULATE STATISTICS 
ON DEVICES TIED TO MDM'S AND DBIU 
• FLIGHT COMPUTER 
• lOP 
• ALL DEVICES THAT INTERFACE WITH 
lOP 
• PROCESS MGT. 
e 1/0 MGT. 
• CONF I GURATI ON 
MGT. 
• I~TERFACES TO 
OTI-iU-; FUNCTI ONS 
• DISPLAY SUPPORT • DISPLAY UPDATING 
• DISPLAY FORMAT- • DEU STATUS MAIN-
, TING TENANCE 
• LDB POLLING 
• TEST CONTROL SUPERVISOR 
• GENERAL TEST SUPPORT 
• FREQUENCY RESPONSE TESTS 
• TELEMETRY FORMAT LOAD 
FIGURE 1 
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APPENDIX B 1· : ".~ 
TCS ASSUMPTIONS 
• ENVIRONMENT 
• ALL OPERATOR INPUTS PREVIOUSLY RECEIVED 
• MCDS POLLING WITH NO INPUTS 
• DISPLAY UPDATE WITH NO DISPLAYS 
• DOWNLIST 3200 I6-BIT WORDS/SECOND 
• NO I/O ERRORS 
• TEST SEQUENCES ON MASS MEMORY I · 
• 5 TEST SEQUENCES RUN CONTINUOUSLY 
• FORCED HEAVY WORKLOAD ON HIGHEST PRIORITY PROCESSOR 
IN ORDER TO ASSESS IMPACT ON LOWER PRIORITY PROCESSORS 
1 , 
1 
FIGURE 2 -- .1· \ " ! 
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BEGIN 
ISSUE 
TCS PROCESS TIMES 
OPERATOR 
READ (no averaging or 1st read) 
READ (averaging-each subsequent read) 
TEST (no averaging or lEt read/test) 
TEST (averaging-each subsequent read/test) 
DELAY 
BRANCH 
CALL 
TEXT 
STOP 
END (main sequence) 
END (subsequence) 
TASK/EXECUTION 
PROCESS 
110 
1400 
1840 
600 
2920 
1680 
30e 
1100 
890 
620 
1000 
llSO 
830 
Sequence Acquisition Processor 2130 
Sequence Processor (plus Operator Charges) 900 
Figure 3 
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FRT SYSTEMS SOFTWARE ENVIRONMENT 
• DOWNLIST 
• NEW ALT DESIGN 
• EXECUTE AT 25 HZ RATE 
• OUTPUT 3200 16-BIT WORDS/SECOND 
• PRIORITY = 246 
• DISPLAY UPDATE 
• 
• NEW ALT LOADING ESTIMATES 
• EXECUTE AT 10 HZ RATE 
• UPDATE 3 DISPLAYS 
, OUTPUT 32 16-BIT WORDS/SECOND FOR 3 DEU'S 
• PRIORITY = 142 
MCDS POLLING 
• EXECUTE AT 5 HZ RATE 
• POLL 3 DEU'S . 
• NO KEYBOARD INPUTS 
• PRIORITY = 230 
• LDB POLLING 
• EXECUTE AT APPROXIMATELY 25 HZ RATE. EXECUTION VARIES 
WITH SYSTEM LOADING. 
• NO LDB INPUTS 
• NO LDB OUTPUTS 
• PRIOHiTY = 134 
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FRT I ENVIRONMENT 
• EXECUTE AT 25 HZ RATE 
• 2860~SECONDS PROCESSING EVERY 40 MILLISECONDS 
• 3520~SECONDS PROCESSING EVERY 80 MILLISECONDS 
• WRITE 16 WORDS TO FLIGHT AFT MDM 1 USING A BCE CHAIN OF 5 ELEMENTS. 
• 
• 
• 
THIS IS THE HARD-CODED BCE PROGRAM WRITTEN FOR GN&C. 
READ 56 WORDS FROM FLIGHT AFT MDM 1 USING GN&C PROM 
WAIT FOR 1/0 COMPLETE FOR BOTH THE WRITE AND READ REQUESTS 
RESPONSE TIMES MEASURED FROM THE WRITE COMMAND AT THE MDM TO 
THE READ COMMAND AT THE MDM. 
• PRIORITY = 58 
• WAVEFORM GENERATOR I PRIORITY = 60 
• CASES 
• CASE I 
• WAIT FOR 1/0 COMPLETE ON READ AND WRITE REQUESTS 
• NO SKEW IN SCHEDULING FRT I 
• PRIORITY = 58 
• CASE II 
• CURRENT FRT I DESIGN 
• NEW lOP DESIGN 
• PRIORITY = 249 
• SKEW FRT I SCHEDULE 15 MS FROM DOWNLIST 
FIGURE 6 
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FRT II ENVIRONMENT 
• EXECUTE AT 100 HZ RATE 
• 440vSECONDS PROCESSING EVERY 10 MILLISECONDS 
• 590uSECONDS PROCESSING EVERY 40 MILLISECONDS 
• 880vSECONDS PROCESSING EVERY SECOND 
• WRITE AND READ DEFiNITIONS ARE THE SAME AS FRT I 
• PRIORITY = 57 
• WAVEFORM GENERATOR, PRIORITY = 60 
• CASES 
• CASE 1 
• WAIT FOR I/O COMPLETE ON READ AND WRITE REQUESTS, 
• NO SKEW IN SCHEDULING FRT I I 
I' PR I ORITY = 57 
• CASE II 
• SKEW FRT II SCHEDULE 15 MS 
• PRIORITY = 248 
• HARD-CODED BCE PROGRAM 
• CURRENT lOP DESIGN 
• CASE I II 
FROM DOWNLI ST 
• SKEW FRT II SCHEDULE 15 MS FROM DOWNLIST 
• PRIORITY = 248 
• CURRENT FRT II DESIGN 
• NEW lOP DESIGN 
• CASE IV 
• SKEW FRT II SCHEDULE 15 MS FROM DOWNLIST 
• PRIORITY = 248 
• HARD-CODED BCE PROGRAM 
• NEW lOP DESIGN 
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DOWNLIST 
MCDS POLLI NG 
LDB POLLING 
DISPLAY UPDATE 
SEQUENCE ACQUISITION 
SEQUENCE PROCESSORS 
TASK #1 
TASK #2 
TASK #3 
TASK #4 
TASK #5 
FCOS 
TOTAL 
APPENDIX C 
TCS CPU UTIlIZATION (%) 
12,87 
1.04 
,36 
,06 
,03 
32,S 
1,3 
1.3 
1.2 
1.1 
24.3 
76,1 
FIGURE 8 
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FLIGHT COMPUTER TASK SUM!IJARY FOR TCS STUDY 
PROCESS 
DOWNLIST 
MCDS POLLING 
DISPLAY 
UPDATE 
LDB POLLING 
SEQUENCE 
PROCESSORS 
TASK U 
TASK #2 
TASK #3 
TASK #4 
TASK #5 
j ':." .~-: .:1 
SUB 
SYSTEM RATE 
UI 25'hz 
UI 5 hz 
ur 10 hz 
ur 28.5 hz 
UDF 
UDF 
UDF 
UDF 
UDF 
_. 
----
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CPU IO REQ 
PRIORITY MSEC/SEC PER SEC 
246 128.7 25 
230 10.4 15 
142 .06 12 
134 3.6 28.5 
69 325 106.8 
68 13 13 .5 
67 13 13.7 
66 12 13.4 
_. 
65 
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TASK #1. 
TASK #2 
TASK #3 
TASK #4 
TASK #5 
DEVICE 
PCMMu1 
MDMFFI 
MDMI'F2 
MDMFF3 
REPRODUCmILITY OF THE 
ORIGINAL PAGE IS POOR 
Tes TASK PROCESSING AND WAIT TIME 
WAIT FOR CPU 
19.5% 
9.5% 
10.7% 
11.6% 
16.4% 
TCS I/O RESPONSE TIME 
# REQIJESTS (20 SEC RUN) 
616 
10 
418 
2010 
FIGURE 10 
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USING CPU 
32.5% 
1.3% 
1.3% 
1.2% 
1.1% 
AVERAGE 
I/o RESPONSE RANGE 
8.76MS 3MS-13MS 
4.66MS 3MS-7MS 
4.61Ms 2Ms-IOMs 
4.29MS 2MS-8MS 
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!ASK 
DOWNLIST 
MCDS POLLI NG 
DISPLAY UPDATE 
LDB POLLING 
FRT I 
APPLICATION TOTAL 
CASE 
APPLlCATION TOTAL % 
FCOS % 
FRT TOTAL % 
RESPONSE VARIATION 
FRT I RESULTS 
CPU SUMMARY 
I 
13.72 
20.29 
34.01 
7 MS 
FIGURE 11 
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2.83 
1.04 
1.52 
.36 
7.97 
13.72 
II 
13.72 
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31.01 
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FRT II RESULTS 
CPU SUMMARY 
WK I;;EU% 
DOWNLIST 2.83 
MCDS POLLING 1.04 
DISPLAY UPDATE 1.52 
LDB POLLING ~ 
SYSTEM SOFTWARE TOTAL 5.75 
CASE I II III IV 
SYSTEM SOFTWARE TOTAL % 5.75 5.75 5.75 5.75 
FRT II % 2.48 3.59 4.81 4.81 
FCOS % 29.10 29.82 38.20 33.Q5 
FRT TOTAL % 37.33 39.16 48.76 43.61 
50.5 25.5% o o MISSED EXECUTIONS % 
WRITE-READ I/O AVERAGE 
ELAPSED TIME 12.7 MS. 9.54 MS. 6.07 MS. 5.44 MS. 
FIGURE 12 
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REPRODUCIBILITY' OF THE 
ORIGINAL PAGE IS POOR 
MANAGEMENT OVERVIEW 
In order to evaluate the MF'C software design, modeling analysis 
was performed. The FSW ALT Approach and Landing (A/L) Baseline 
case, as defined in the methods section of this report, showed 
the following: 
• Total CPU utilization was 114.9% 
.. FCOS utilization was 30.2% 
.. The number of sync points was 6.38.5/sec 
.. The lOP software design Ghanges n"sul ted 
response time and a decrease in the variability of 
work on requests. 
~educE' 1 I/O 
- ,,! ! . .:arting 
.. Transport lag averaged 11 ms and ranged between 10.8-11.8 ms. 
.. Flight critical input sampling jitter requirements were met. 
.. The 300li maximum input skew requirement may not be met. 
.. Bus contention problems did occur but should be solvable 
by optimizing skew of process starts and by balancing the I/O load. 
This report presents MFC Software performance results. Since 
alternate designs were not evaluated, no specific r<"commendations 
resulted from the analysis task. 
PURPOSE AND SCOPE 
The purpOSe of this analysis task was to predict the perfor-
mance of the F 1 ight Software ALT Mul ti -1" L J.ght Computer Software 
functional design as defined in the Space Shut tIe llrb i ter Av ion ics 
Software ALT Functional Design Specification (FDS) of 7/25/75. 
Performance results, based on model simulations, were prl'sented 
at the F'liyht Software l\LT Delta Preliminary Desiqn H,·,,,,"w. The 
scope of the ti1!-;k was limited to M .. T Approc:c;h:tnd ],,1),<1 i n'l (A/L) 
mode with emphasis on the MFC software in a stead} stat", error 
free environment. 
UBJECTIVES 
The overall obj<'ctive was to evaluate th" pffects cf Lm· ~'IF'(' 
functions on system performance. Specific o)'Jectivcs accordp1i:;hed 
were: 
1) To l'n'riict CPU utilization for cae!, , 
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2) Predict the number of sync points utilized in the cur Lent 
FSW design. 
3) To determine if the skew between the process starts vf SIP 
and Fast Cycle Executive enables each of them to complete 
succeE'sful.ly without interference from the other. 
4) To predict the sampling jitter for the MTU 
5) To predict I/O response times 
6) To predict the occurrence of missed process executions 
7) To determine the effects of increased ICC traffic on the 
successful execution of SIP 
8) To determine the effect of the new lOP software design and 
of the MFC functions on the sampling jitter of critical 
GN&C inputs and on the GN&C transport lag. 
9) To determine if maximum input skew requirements are met. 
~IETHOD 
To determine the effects of the MFC software, three redundant 
computers were simulated. No drift between the computers' GPC 
clocks was represented. Any drift between the computers due to 
their clock differences must be factored into the cost of syn-
chronizatio'l. 
The model used for this analysis task reflects the rates and 
execution times resulting from the May SCL'ub and the FSSR rewrite 
for U I, SM and GN&C. This set of rates and execut:.on times is 
referred to as the 'Tornado Baseline'. While the 'Tornado 
Baseline' does not include all the latest scrub i.tems, it was 
determined to be a good reference point for evaluation of the MFC 
software. Therefore, emphasis is placed on the additional CPU 
loading reSUlting from the MFC software rather than total system 
CPU utilization. Refer to Appendix A for a ljst of scrub items 
not included. 
'1'he FSW model was updat.'d to reflect the system software d('si'ln 
.is ol,·;'illC·d in tht' I'm; ·)f .july 25, 1975. To be specific, updaL,.'s tOt 
the synchroniziltlun-iuutincs, sync points ill FCOS routines, lOP soft-
ware, Time Management routines, System Interface Processor (SIP), 
usage of Update BlockS/Exclusive Procedures, and ICC interface were 
added to I . F:;W mode 1. However, the Down 1 isle fune t i on d(.·~ ~ nn t 
refll>ct the FDS design. It is modeled to represent the l>ownlisL 
design in the-'Tornado Baseline' which will be implemented for ALT. 
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Appendix B contains a summary of the rates and usage of FCOS 
services for the processes modeled. It also shows a timeline 
of the process starts. All processes except the Fast Cycle Exe-
cutive (F/C Exec.) were scheduled to start at the same time as SIP. 
Thus, multiple processes were started by one timer interrupt re-
sulting in a CPU savings of interrupt handling overhead. The 
start of F/C Exec was skewed from the start of SIP by 20 ms in 
order to minimize CPU and I/O contention between the two high priority 
processes. Assumptions for modeling the SIP process are also 
documented in Appendix B. 
The operation of the lOP is represented as a series of delays 
in the model. The delay times were derived from the detailed lOP 
modeling study (reference 2) performed on the lOP software defined 
in the FDS of 7/25/75. Appendix C contains a breakdown of the 
lOP delays used for this study. 
Performance results for the Baseline represent nominal condi-
tions for only cyclic functions in an error-free environment. Non-
cyclic functions such as specialist functions, crew inputs or 
requests for display changes, and error conditions are not included. 
However, a preliminary evaluation of the effects of transferring 
a full Inter-computer channel (ICC) buffer due to error conditions 
was made. 
FINDINGS 
CPU Utilization 
The total CPU utilization for the A/L Baseline case was 114.9%. 
Fcas uLi1ization was 30.2%. Table 1 compares the Delta PDR base-
line CPU utilization with the CPU utilization for the 'Tornado 
Baseline' (104.1%). The CPU for applications increased 1.3% due 
to SIP processing. FCOS CPU increased due to the following: 
• Additional FCOS required for SIP functions (4.5%) 
• Baseline model results for the cost of MFC software (9.6%) 
r~placed !,reliminary estimates of MFC fUnctions in the 'Tornado 
Baseline'. 
As a result of thl' detai led lOP analysis, references 2, the DMA 
utilization was shown to be 2.8%. 
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Table 2 shows a breakdown by process of application and FCOS 
CPU utilization for the baseline case. The cost of Downlist which 
is called by the SIP process is broken out separately. Table 3 
shows a further breakdown of FCOS utilization. 
Computer Synchronization 
GPC synchronization is designed to keep GPC's together with 
respect to time, data gathering, and internal queue manipulation. 
Based on usage of FCOS services in the Baseline case, 638.5 
synchronization points occurred each second. 'Table 4 shows a 
detailed breakdown of usage of synchronization routines. It also 
compares the 638.5 sync points per second to the 390.5 sync points 
per second estimated at PDR in March, 1975. The most significant 
difference is that sync was not performed at I/O initiation in the 
preliminary analysis for PDR. 
In order to minimize the number of sync points, the following 
design features were included in the Baseline: 
• No SVC synchronization was performed on change of I/O 
completion event states. Sync was accomplished by the I/O 
completion sync routine. 
• No SVC synchronization was performed on initiation of the 
MTU request which was issued by the SIP synchronization 
routine. 
• Only one sync was required to activate multiple processes 
which shared one timer expiration. 
The cost of sync for the baseline c~se was 7.6%. This cost 
depends not only on the number of sync points but on the skew be-
tween computers arriving at the sync points. Each computer must 
execute a non-agree loop until all redundant computers agree with 
its sync code. Each time thru the no-agr~e loop extends t~e cost 
of sync by 40).ls. Table 5 shows the modeled usage of the no-agree 
loop. Any additional skew between the computers such as GPC clock 
drift or variability in redundant lOPs must be factored in. 
Contention Between F/C Exec and SIP 
1\s ,\ result of the 20 ms. skew Letween the process sLdrl;; ", 
I"le Exec and SIP, (Sec Appendix B) contention for the CPU between 
th('sc' two high priority processes was minimal. SIP's average elapsf'd 
Lim .... WiW C,.3 ms. Thus, it is completed 15 ms before the start of 
Fie I:x"c, ',hns,' averaqe elapsed time was 20.3 ms. A 20 ms skc'w of 
tht, I" OG,',,:' starts may not be optimum for load balanciny. Further 
.lnalysl.· must be made to determine the skew that has the best effect 
on total system performance. 
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Contention for the FF buse.· between SIP and F/C Exec occurs 
when the MTU is read by SIP on the same cycle F/C Exec issues its 
12.5 hz I/O requests. Figure i, which contain3 a sample timeline 
of the I/O elapsed times, illustrates that the elapsed time for 
I/O requests for the FF buses extended past the start of SIP, where 
the MTU read is issued. Since F/C Exec I/O extends into the sta~t 
of SIP on alternate F/C Exec cycles, bus contention can be 
avoided if the MTU is always read on the cycle that doesn't issue 
the F/C Exec 12.5 hz I/O requests. 
MTU Sampling Jitter 
MTU sampling jitter is the v2riation in the time measured 
from time tagging the MTU request by FCOS until the MTU data is 
read from the MOM. Due to the impact of bus contention on MTU 
sampling jitter, two cases were modeled. In the case where bus 
contention between F/C Exec was eliminated so that the FF bus was 
always free, the maximum variation to occur was 320~s. In the case 
where contention was not avoided, the variability ranged as high as 
4.6 ms. These sampling jitter results were provided as inputs to 
an indepth analysis on timekeeping by the Mission Studies and Ana-
lysis Department. Reference 3 discusses the results from this 
analysis. 
~ I/O Response Times 
Figure 1 contains a sample timeline of I/O elapsed times, 
illustrating the I/O activity for a particular 80 illS period for 
the model simulation. It shows when each request was issued and 
the elapsed time for each request, which includes FCOS, lOP 
processing and data transfer time. 
Missed Process Executions 
Due to overloaded CPU utilization, (114.9%) lower priority 
processes were not always able to complete within their allotted 
time. Missed process executions occur when an interval timer 
interrupt occurs to start the next process' execution and the 
process is still working on the prrvious cycle execution. In a 
two-second model simulation the following process executions were 
missed: 
1 of 4 Display Update Executions 
11 of 25 Mated/Drop Executive Executions 
1 of 2 PM Control Executions 
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If processes continue to miss executions qfter the CPU uti-
lization is within requirements" better balancing of the CPU 
load 
must be obtained. 
Increased ICC Traffic 
The following two cases were run to determine the effects on 
SIP of increased ICC traffic: 
1) The baseline case with nn 1/0 e, ro,' !'>llui, '"Y Input 
Problem Repor I:i nq (TI' ;~) v i it ICC. 
2) The bus\.!lin(~ C()~;(' \·,ith ,lll ,1Ilnlllh'I'JII!;~ li"rllir jllil trl;l~:; 
mission or ,1 full ICc· ""rf"I". 
in case lr II'P rUI nil I/O (.'I'nll CJI~ ,nt.I", . i If 110111'1',11.1
 ul 11, 
FA MDM tif~d 1.11' 1111' ICC I~II ~!':; :~.r~ IIW. :iil't~'(' l';';I"'lill';11 of ~';IP 
i~·~ 
offsp\". from I"/{' r':i':c~('I:; illplii. r('(jlH'::t, li,j;·: I!'P did I\lJ~ 1.:t)nL;,~nd with 
SIP's cyclic ri'!tl1P:.;t 1'1'" lip' 1('(' 1,11:;1':":;. It! I'd':" " il.lIl:;n
l;:{::ic)1l Id 
i1 full lee btl! f'~1 (1:~8 tIl-iIi!. \;ll)tci'~) b' :~~!. ,~.-·II'lIdl'" Lit" dV(,f'dqt..' 
('laps{~d l.i.m(~ lUI" I,h!· 1('\' ":-:I·lldllq{ I"rom /.'1 III to) (,.!, jll:,:. III lqrJl, 
thc-' .~lvl~rag(' Lllt1J'~';nd tim(~ oj I t-,I" :;11' pt"(l(',.:;:: i:1'"1 (·.t:--;I:rJ rrom ~ .. \ 
m~ to ~~.t1 ms. 1l0W(~VOt', t.11'..' Incr(~a:;c~ ill t.111' 11'\' d.'IL.-, I.r.nnsier h
ud 
no i 11. I~Efects on sysL('TI\ 1"'rr()rm.1IH'('. 
While no ICC cont('nt,otl problems exi~'I""'tl ill tlJ~'se two cases, 
possil..>le contention probl ems could occur. Thc' u:>e of the ICC 
must 
continue to be monitored. 
GN&C Input Sampling Jitter 
Sample variations are dufined as the vnrjal.loll [rom 40 ms of the 
differences in the times between succeeding Sd'lll.JCS of the tim
e 
cri tical inputs land 2 of the F /C El~ec. 'I'he re'lui rement is th
a t 
the variation cannot exceed 2% of the iteration rnte of 40 ms, 
i.e., .8 ms, for more than 4% of the variations and that the 
variation must never exce"d 4 ms. Table 6 shows that input sa
mp-
ling iitter for the baseline case meets relluir\\menl.s. ~'IIl' maxim
um 
sample variation was 1 ms and 2% of the cases rn," i "1,lIL 1 excL'\
'd\,tl 
.8 IDS. 
The nc)w TOP sof tware des i 'ln reduced th" V,Ir i ab ii, I \' III 
1:\ st;::.rtin~J wOLk on u • L'liLll~st (refell-ti,...;e 2). ",II,Ll''' .'J •• 
input sampling variation due to the 101' is betwoen 0-2"():ls. 
contributors to sample variation are: 
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• Suppression of the start of the F/C Exec due to disabled 
FCOS processing for lower priority processes. 
• I/O interrupts occurring at the start of the Fast Cycle 
Executive which delay the initiation of the critical input requests. 
Tra!1sport Lag 
The GN&C transport lag in this study is defined as the elapsed 
time from activation of the FF MDM to read the Accelerometer 
Assembly (AAl to activation of the FA MDM for the critical output 
to the Aerosurface Amplifier (ASAl. The current requirement is 
i that the transport lag must not exceed 15 ms. 
In the Baseline case, t.ransport lag requirements were met. 
Transport lag averaged 11 ms and ranged from 10.8 to 11.8 ms. 
Figure 2 illustrates a timeline for an average transport lag. The 
new lOP software design reduced the lOP response time for fight 
critical buses enabling transport lag requirements to be met. 
Maximum Input Skew 
The variation in sampling MDM's commanded by different com-
puters in a redundant request must not exceed 300~s. Two contri-
butors to this input skew are: 
• The skew between con.puters in notifying the lOP of a new 
request. This is equal to the skew between computers 
in exiting the sync routine, or about 50~s. 
• The interval between points where the lOP checks from new 
work, which is defined in Table 8. The maximum interval 
is 300ps. 
While trie 300ps input skew requirement will be met in the majori.ty 
of cases, the jitter between lOPs starting a request could be as 
high as 350~s (reference 2). 
FUTURE CONSIDERATIONS 
Systems Analysis will continue to upgrade the FSW model in 
['r~p'ration for the F'SW CDR. Model chan<j"'; clJltic lpatecl incluC:;e: 
• Recalibration of CPU sizing data for GN&C, SM, and Systems 
Services. 
• Change's to FCOS as a result of th,' le()::; Audit. 
• 'rhe GN&C redpsign. 
• Usage of the Hybrid Dispatcher 
-7-
-,7.-
;'j 
"j '.' n 
, ' 
1 
I 
! 
d 
: ~
1 
',', j
I 
I 
I 
- I 
1 ~ . f· 1 .1. ~~u. ,\ ..... k\.:.3. ....... ~ __________ " 
• Usage of the % SVC macro to replace most of GN&C's Update/ 
Blocks. 
• A new consolidated GN&C I/O Profile. 
REFERENCES 
1. Multi-Flight Computer Analysis Task - Initial Report by K. L. 
Williams. 
2. lOP Software Analysis - Final Report by B. Burns, Aug. 4, 1975. 
3. Timekeeping Algorithm by Ira Saxe, Aug. 19, 1975. 
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TABLE 1 
COMPARISON OF CPU (%) FOR 
TORNADO BASELINE AND DELTA PDR BASELINE 
T ROSE E D BA 
APPLI CAII ON 
GN&C 52.9 
GN&C-MOVEMENT OF DATA 
IN UPDATE BLOCKS 7.5 
SM 6.2 
UI (POLLING, DOWNLIST, 
DISPLAY UPDATE) 14.2 
UI-SqIP -
TOTAL APPL 
KQ.S. 
SINGLE STRING 
SSIP (MINUS CYCLING 
AND DOWNLIST WRITES) 
MFC 
UPDATE BLOCKS 
SSIP-UPDATE BLOCKS 
MTU RM 
SSIP-MTU RM 
SYNC 
SSIP-SYNC 
FDI 
SSIP-FDI 
TOTAL FCOS-f'lFC 
TOTAL FCOS 
TOTAL SYSTEM 
17.8 
2.5 
2.5 
.5 
.5 
2.5 
2.5 
80.8 
17.8 
5.5 
23.3 
104.1 
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52.9 
7.4 6.2 
14.1 
.Ju.l 
16.1 
JL5 
~ 
1.4 
.3 
--t-l 
.4 
6.3 
~ 
7.6 
~ 
.2 
20.6 
9.6 
81.9 
30.2 
2....8. 
114.9 
l 
, , 
I 1 
, 
j 
1 , 
, 
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! 
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~ 
r PROCESS CONTROL 
DISPATCHER 
SWITCH 
SVC 
CLOSE 
TABLE 3 
FCOS CPU UTILIZATION (%) 
FOR ALT AIL MODE 
UPDATE BLOCK/EXCLUSIVE PROCEDURE 
TIME MANAGEMENT 
TIMER QUEUE/DEQUEUE 
TIMER QUEUE ELEMENT EXPIRATION 
MTU REDUNDANCY MANAGE1'lENT 
EYENT MANAGEMENT 
EVENT STfTES CHANGE 
EVENT QUEUE/DEQUEUE 
EVENT EVALUATOR 
I/O MANAGEMENT 
GPC REDUNDANCY MANAGEMENT 
SYNCHRON I ZATI ON 
FAULT DETECTION ISOLATION 
TOTAL 
~/ ... 
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4.2 
.4 
2.4 
.4 
M 
8.8 
1.7 
2.3 
~ 
4.4 
.8 
.6 
--.ill 
2.0 
7.2 
7.6 
----4 
7.8 
30.2 
I] , ) J 
j 
1 
"1 
1 
I 
/ 
'. \. 
( 
PROCESS 
SSIP (Downlis':. ) 
Fast Cycle Exec. 
Data Acquisition 
MCDS Input 
(Pollinq) 
Mated/Drop 
Exec 
Displ~ Update 
GPC Switch Mon. 
PM Control 
Total 
1 
I-' 
N 
1 
" __ '_~''-__ ''_'T'"'_'~,",,-~C''''' _.$ ___ ' ::::: ':r:--:::::--~." 
II OF 
BREAKDOWN OF UT~LIZATION OF SYNCHRONIZATION ROUTINES 
FOR ALT A/L MODE 
# SVC SYNC/SEC 
# OF # I/O 
TI~ER SYNC/ SSIP SYNC/ COMPLETION 
SEC SEC SYNC/SEC I/o INIT SET/RESET WAIT 
(25) 25 (0) 55 (0) 50 (0) 30 (0) 
25 (25) 112.5(112.5) 112.5 (0) (14) 25 (25 ) 
(10 ) 5 (O) 5 (0) 1 (2) -
(5 ) 15 (15 ) 15 (0) -
(12.5) 12.5 (12.5) 
(1_ 0) 4 (12) 4 (0) 
-
-
(2 ) (6) 1 (O) 1 (2) 
25 (89.5) 25 (0) 191. 5 (145.5) 186.5 (0) 2 (16) 68.5(39.5) 
--------- ----
I ____ 
UPDATE BLOCK/ 
EXCLUSIVE 
PROC 
25 (0 ) 
50 (50) 
15 (0) 
50 (50 ) 
1'-40 (100) 
() Numbers enclosed in parenthesis represent number of syncs represented in preliminary analysis 
at PDR. 
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TABLE 5 
,( ..... 
MODELED USAGE OF SYNC ROUTINES 
NUMBER OF TIMER SYNC POINTS 
NUMBER OF TIMES THRU NO-AGREE LOOP 
NUMBER OF SSIP SYNC POINTS 
NUMBER OF TIMES THRU NO-AGREE LOOP 
NUMBER OF I/O INTERRUPT SYNC POINTS 
NUMBER OF TIMES THRU NO-AGREE LOOP 
NUMBER OF TIMES INTERRUPTED BY TIMER 
INTERRUPT 
NUMBER OF SVC INTERRUPT SYNC POINTS 
NUMBER OF TIMES THRU NO-AGREE LOOP 
NUMBER OF TIMES INTERRUPTED BY I/O 
INTERRUPT 
NUMBER OF TIMES INTERRUPTED BY TIMER 
INTERRUPT 
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25/SEC 
0 
25/SEC 
0 
191/SEC 
141/SEC 
o 
397/SEC 
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TABLE 6 
Flight Critical Input Sample Variation for ALT AIL 
.20 ms Skew between SSIP and Fast Cycle Exec 
Time ( secl % of samples in this range Cumulative % 
Input I-FF Input 2-FA Input l-FF 
0-200 78 84 78 
200-400 16 10 94 
400-600 2 2 96 
600-800 4 2 100 
800-1000 2 
~14-
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Input 2-FA 
84 
94 
96 
98 
100 
1 .. '.' -~:;-'----. 
, . TABLE 7 
-- I/O Request rap Start Variability* 
Time (ll sec) % of samples in this Cumulative % 
range 
0-50 40% 40% 
50-100 34 74 
100-150 21 95 
150-200 3 98 
200-250 3 100 
*The variability in the elapsed time between the CPU requesting new 
work and the MSC starting work on the request is represented. 
~ Distribution resulted from FSWmodel simulations. 
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TABLE 8 
MSC Interval Between Checking for New w(~* 
Time ()lsec 1 % of samples in this Cumulative % 
range 
100-120 78.7% 
78.7% 
120-140 1.0 
79.7 
140-160 0.1 7
9.8 
160-180 1.0 8
0.8 
180-200 14.1 94.9
 
200-220 2.9 97.8
 
220-240 0.2 98.0
 
240-260 0.2 98.2
 
260-280 1.1 9
9.3 
280-300 0.7 1
00 
*E1apsed time in MSC software between issuing SEC instructions, 
which causes MSC to look for a new request. 
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Output ~'FA 
Input 3-FF 
Output 2-FF 
Output 3-DDU 
SSIP MTU Read -
FF 
SSIP ICC Read 
Downlist 
Write 
[;ta Acq. 
PMU Read 
I Polling 
Wait time for 
busses to be free 
(20ms Skew Between Fast Cycle Exec and SSIP) 
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Fast Cycle 
Exec start 
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FACTORS CONTRIBUTING TO TRANSPORT LAG 
Average Transport Lag of 11 ms (Range 10.8-11.8 IDsl 
( 
Time in ms.O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 
FCOS In # Ccmp 1 0 r--r In 2 Comp/ D Avg. DisabledDOut ~Wait on In 1/ FCOS Pro-I Update Block cessing* I 
3 Start (. 4ms) 
(.9ms) 
I 6.45ms ~rocessing I u f - I I I I L--__ -l-. - - . Fast Cycle Exec 
Input 1 
(MSC/BCE) 
Input 2 
(MSC/BCE) 
I I I 
A"g 1. 9ms I ~ I 
~ I 
Da ta leaves I 
MDM 
r9 1. 9mj 
a':.a leaves MDM 
Output 1 
(MSC/BCE) [] .7ms 
*Disabled PCOS processing extending Transport lag includes 
• Interval Timer interrupts to start lower priority processes I 
>-' 
(Xl 
I 
• I/O completion Interrupts for lower priority processes 
• Suppression of Critical I/O InterrUpts due to servicing 
lower priority processes. 
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ASA Data Arrives 
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APPENDIX A 
~.>' 
j i 
l", ; APPROVED SCRUB !TENS NOT INCLUDED IN BASELINE 
i 
• NZ GUIDANCE 
• ELIM. OF FADERS j 
• COMFAULT PROC 1 
-1 
• RAW DATA SELECT 
,~ 1 
• F.O.H. FOR DD REDUCED i I , 
I 
1 
• EVENT LIGHT PROC. 1 I 
:0 
• ADI ERROR NEEDLE PROC. 1 
1 
• CRT DIGITAL DATA @ VARIABLE RATE (APPLI CATIONS) ~ 1 
• 
• MICROCODE 
• HAL OPTIMIZATION " , 
"I 
• LIBRARY OPTIMIZATION 
-1 
I 
! 
i 
• HYBRID DISPATCHER ! 
• DDU LOADSHARE 
J -'J 
! 
I 
! 
i , 
.I 
, ! 
i 
1 , 
i 
.. , 
i 
l 
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PROCESS I SUBSYSTEM 
---
SSIP i UI 
Fast Cycle Exec. GN&C 
Data Acquisition S~l 
MCDS Input 
Polling: 1]1 
Mated/Drop Exc::. GN&C 
Disp1av Update UI 
GPC SwitcD Mon. Ul 
PM Contr:)l sr·1 
i Total 
.ill·j SENSORS 
I 
N 
o 
I 
UPD.'.TE l/SrC 
. , -<.... ,.,- :'It .' 
RATE 
25hz 
25hz 
5hz 
5hz 
12.5hz 
2hz 
1hz 
1hz 
FLIGHT COMPUTER TASK SUMMARY 
FOR ALT APPROACH AND LANDING MODE 
PRIORITY UPDATE I I/O REQ # WAITS/ 
BLOCKS/ PER SEC SEC 
EXCLUSIVE 
PROCEDURE 
251 25 55 30 
250 50 112.5 25 
234 5 
230 15 15 
150 50 12.5 
I 142 4 
134 
122 1 
140 191. 5 68.:; 
ALT DISPLAY SUMMARY FOR APPROACH/LANDING 
.SYSTEM SUMMARY 
UPDATE l/SEC 
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__ ._. ___ . __ ., .... _q~.~"._.. ._.,e": __ \ 
.' .'-
# IMPLIED # SET, MTU 
WAITS/SEC RESET/SEC RM/SEC 
30 5 
--
37.5 37.5 12.5 
5 1 
15 
'-' 
/ 
. 
1 
61.5 69.5 17.5 
.FINAL APPRUACH 
UPDATE 2/SEC 
J>o 
." 
." 
m 
z 
t::l i 
->< 
ttl I 
1-, 
L 
I 
\ 
. Ii- g ~I , "-' .. "',,, C'cc,.c_~· --,~ .•.• --."",.' 
- t t·' w~.Jll ... J.' . 'C', f:Z m' : ' $11'($'1 'j) ) 
1 
I 
Fast/Cycle 
(F IC) F/C 
TlMELINE OF PROCESS STARTS c'JR 
F/C 
Exec Exec Exec 
F/C 
'::xec 
ime 
lJ ms 
o 20 
SSIP 
eDownlist 
Data A8"l' 
rtCDS L :1Ut 
40 
SSIP 
Ha t2,i/;)rop Exec. 
Display Update 
GPC Switch /,!oni tor 
PM Control 
I 
'" f-' 
I 
~ 
60 
~ 
l~~ 
80 100 
SSIP 
Mated/ 
Drop 
Exec 
120 
SSIP 
l~,) 
'T -
.-.~~ .... / - B~.~::=-I~JE 
:: c 
E':':2 :: 
F/C 
Exec 
'~; 
-'~' - . ~'-1!1-,~~~~~,~",,,q .. ~"';e"-"',~.'.~JHlIfi-; 1lIa-
_____ . ____ , .. _'_'--'-" '-~"C 
( ~ ,\ 
. ~ ( 
F/C 
Exp.c 
~ 
i', 
OJ 
-'i 
, 
,.; 
--...,-,c~- -----r c - --or -1- - ---I 
:60 :'30 200 220 240 
.... .- ~ ""' ss::p SSIP 
........ --
~·la te-6. ~a-::a Acq. Matedl 
Dro~ MCDS Input Drop 
=:x'S.:: Exec 
_"-,_"_~~'""l,~ _ 
260 280 
SSIl 
i 
, 
i 
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lJ 
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~ r [ 
" l 
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II 
II 
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Ii 
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SIP PROCESS PROFILE* FOR CYCLIC FUNCTiONS 
~ 
II 1) SSIP SYNCHRONIZATION IS INVOKED AT TIMER EXPIRATION. 
Ii MTU READ ISSUED 51 SEC BY SS I P SYNC. ROUTI NE. 
" I' 
r 
I: 
I 
~: 
i 
2) INVOKE ICC MSG COLLECTOR TO TURN I CC BUFFER OFF. (EXCLUS I VE 
PROCEDURE AND 50~ PROCESSING). 
, , 
! 3) CALL FAULT MESSAGE SCAN 
50v PROCESSING AT 25/sEC TO CHECK FLAGS. 
400~ PROCESSING AT 1/sEC TO SCAN FMPTS. 
4) WAIT FOR COMPLETE OF MTU READ 5/sEC. MOVE INTO ICC BUFFER (50~). 
5) ISSUE ICC WR ITE FOR: 
RM COMPARE WORD - 4 16-BIT WORDS 
GPC TIME 4 16-BIT WORDS 5/sEC 
GPC AND DPS STATUS WORDS - 56 16-BIT WORDS 1/sEC 
FDI IS PERFORMED AT ICC 1/0 COMPLETION. (90~) 
6) CALL DOWNLIST FOR PMU WRITES. 
7) WAIT FOR iCC READ COMPLETE. 
8) CALL ICC ROUTER FOR: 
NO MESSAGE (50~) 20/sEC 
MTU DATA MOVED (18011) 5/sEC 
GPC AND DPS STATUS WORDS MOVED (4701:) I/sEc 
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-.: 9) LIGHT AND ALARM PROCESSING PERFORMED ON FUEL GAUGING l/sEC. 
10) PROCESS MTU RM 5/SEC 
t 11) CLOSE 
\.: 
i 
~: 
P 
I 
*370~ OF MISCELLANEOUS PROCESSING IS REQUIRED FOR STEPS 2-1~. 
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APPENDIX C 
APPLICATION REQUEST FOR rio 
SEQUENCE OF EVENTS 
I 
I 
I 
I 1 2 
[---- 
I 
I 
" I 
B 
7 
: 3 4 5 BCE(S) ________________ ~I~ __ ~DA~T~A~X~FE~Rr__~_-_'~ ________________ __ 
A. FCOS STARTS REQUEST. 250].l-300Jl 
1. TIME FROM FCOS READYING THE REQUEST 
UNTIL MSC STARTS ON REQUEST 
2. MSC S~T UP TIME 
0-300].1 AVG. 73Jl 
AVG. 172Jl 
3. BCE SET UP TIME WRITE-165Jl/BC~ PROGRAM IN CHAIN 
READ - 200].l+2UOJl/BCE PROGRAM IN CHAIN 
4. BUS SPEED 
5. BCE CLEAN-UP TIME 
6. MSC RECOGNITION OF 
BCE COMPLETI ON 
7. MSC CLEAN-UP TIME 
33Jl/16-BIT WORD 
66Jl 
~~~'I~~UBG~~~~S 1~~=~~8~~' Ae~G9§~2Jl 
50-65Jl AVG 58].1 
8. FCOS SERVICES OF I/O INTERRUPT 
AND DISPATCHING OF TASK IF IT WAITED. 
RANGE OF TIMES WITHIN lOP (1-7): 
DEU, PMU R~QUEST: 
MIN .Q5 MS + BCE SET UP (3) + DATA TRANSFER (4) 
MAX 8.75 MS + BCE SET UP (3) + DATA TRANSFER (4) 
FC, ICC RE\ilUEST: 
MIN Z9 MS + BCE SET UP (3) + DATA TRANSFER (4) 
MAX 1.05 MS + BCE SET UP (3) + DATA TRANSFER (4) 
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Management Overview 
Based on analysis of simulation modeling data, the current 
SDL design does not provide re~l time responses to FC commands in 
every minor cycle. Real time support (reported in Reference 2) 
has been impacted by the following increases: 
• Pass 2 Math Model execution time • Output calibration processing time • EOML time in current FSW I/O profile. 
The key results of this analysis are summarized below: • Real Time was achieved in 7 out of 25 minor cycles G Average SDL response time was 24.6 ms • The SDL respmlse complete time/elapsed minor cycle time 
difference for non-real time minor cycles ranged between 
0.1-3.3 ms and averaged 2.0 ms. • Average CPU uti1i=ation was 84.3%. 
This analysis resulted in the following design recommendations 
tha t can improve the SDL response time by as much as 8.3 r,IS. The 
estimated savings is indicated in parenthesis for each recommendation. • Overlapping some Pass 2 Model CPU with FDAI I/O. (~3.7 ms) 
• Calibrate and Transfer output (Header + Data + Filler) of Pass 1 Model execution. (~3.1 ms) • Reduce discrete dnd analog data VBS buffer control word overhead. (:: 1. 0 ms) • Reduce math model CPU through tighter code. (:: .5 ms) As a result of this study the following areas of concern have been 
identified for SDL consideration: 
• SDL response time should be targeted less than 20 ms to 
allow for FSW design changes, safety and growth factors. 
• Consider the need for real time runs and effect on CPU and 
response time during user aids and background activity. 
• There is a time period of at least 3.6 ms in every minor 
cycle where the data in the Variable Buffer storage (VBS) is not homogeneous. If the FC stops after EOML, this time can grow to 15 ms or more. The impact of this oondition on simulation fidelity must be understood and resolved by SDL personnel as soon as possible to minimize program impact. 
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2. Objectives and Accomplishments 
The objectives of this analysis effort were as follows: 
• To further evaluate the SDL's ability to provide real time 
responses to FC ALT I/O 
• To identify Host CPU utilization 
• To analyze optimization of the PDA2 data collection buffer 
size. 
The above objectives have been aChieved using analyzed data 
from computer simulation runs based on the following: 
• A model representing the current SDL Host & FEID Designs 
• A full minor cycle ALT FC I/O Profile, for Approach and 
Landing phase, (Reference 1) as opposed to the Flight 
Critical I/O Profile used in the Interim Modeling Analysis. 
The I/O Profile includes minor cycle sample variation and 
DEU traffic but not MM traffic because MM is not accessed 
during Approach and Landing Phase. 
• Measurements of ALT Math Model execution times and output 
calibration processing time (Attachment I). 
• Host-to-FEID PDAl Traffic Profile (Attachment II). 
• Control Program Services supplied by MPSM, Systems Analysis' 
simulation model of EOS. 
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'-? Results 
3.1 Real time Response - Based on model simulations, the current SDL design does not support real time response to FC commands in every minor cycle. The total number of real time minor cycles was 
, .<-
, 
i 
, , 
7 out of 25. Previous results presented in the Interim Modeling Analysis Report (Reference 2) showed all 25 minor cycles achieved real time response to FC commands. The reduction of real time minor ), cycles can be attribut2d to the following reasons: 
• A 3.3 ms increase in Pass 2 Math Model execution times by replacing estimated math model times with actual measured times. 
~ An 8~s/data item increa~e in output calibration processing time also Ly using actual measured times. 
• A correction to Systems Analysis SDL Model design to include calibration of Pass 1 Math Model output after Pass 2 Math Model execution, instead of after Pass 1 Model execution. 
• An increase in EOML (End of Minor Loop) time due to Flight Software design changes. 
The SDL response tiMes for the current design ranged from 23.0 to 25.7 ms and averaged 24.6 ms. Figure 1 illustrates a breakdown of SDL response times. Interim Modeling Analysis results showed the SDL response times averaged 20.7 ms. but the components of the SDL response have increased since that study. Table 1 presentes a comparison of previcus and current SDL design results with EOS overhead included in the response times. 
Since the current design does not support real time, two design changes as described below were analyzed: 
• Design Change 1 (DCl) - Calibrate Pass 1 I'lath Model output after Pass 1 Math Model execution. 
• Design Change 2 (DC2) - Calibrate Pass 1 Math Model output and transfer Data I/O (Header + Data + Filler) after Pass 1 Math Model Execution. 
Results of design changes are compared to current design in Table 2. DC2 shows an average SDL response savings of 2.5 ms and an increase in the number of real time minor cycles. The average CPU utilization increased by 5.8%. This design change is recommended to be implemented to the SDL design to improve the SDL response and real time support. 
3.2 CPU utilization - The CPU utilization for the SDL in FC Mode is summarized below: 
Components 
SDL 
EOS 
TOTAL 
Average CPU % 
-3-
79.3 
5.0 
84.3 
j 
, 
.. '. 
The total CPU utilization ranged from 72.3 to '1'1.· ~fe oiverage 
CPU utilization for the SOL is approaching the design guideline of 
85%. CPU utilization is expected to increase with the addition of 
user aids and background activity. Thus any tuning of the SOL 
system must be considered in light of the impact on CPU utilization. 
The EOS CPU utilization is low because it represents only a 
one second steady state environment for the simulation job step, 
with no user aids active. This EOS CPU utilization can't be used 
as a general figure for EOS usage by the SOL. 
3.3 PDAl Buffer size - To analyze optimization of the PDA2 data 
collection buffer sizes, four cases of the SOL model were run varying 
the Priority and Non-Priority Oata Collection buffer sizes. The 
results of these cases are summarized in Table 3. The results shows 
that more real time minor cycles and lower SOL response complete 
times can be achieved by varying the buffer sizes. Although case 4 
shows profitable results over all, the buffer size of 2048 bytes 
increases the probability for a long hold off of a priority buffer. 
The non-priority buffer size of 1024 is suggested since this buffer 
size is the same for RTLOG and will balance I/O overhead with hold-
off potential. 
This PDAl buffer size analysis indicates that the SOL can be 
tuned, but tuning is very I/O Profile dependent. 
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Conclusions and Recommendations 
This analysis of the current design of SDL for the ALT FC Mode 
has lead to the following conclusions: 
• SDL design does not currently support real time. 
• The SDL can be "tuned~ to meet real time support. 
The SDL response time can be improved by as much as B.3 ms by 
implementation of the following :~commendations: 
• Reduce critical path elap~ed time by overlapping some Pass 2 
model CPU with PDAI I/O. (~3.7 ms savings) 
• Transfer Outp~t (Header + Data + Filler) of Pass 1 Math 
Models after Pass 1 Math Model execution. (: 1.B ms savings) 
• Calibrate Pass 1 Math Model output after Pass 1 Math Model 
execution. (~1.3 ms savings) 
• Reduce PDAI transfer time for real time runs by reducing 
discrete and analog data VBS buffer control word overhead 
(~ 1.0 ms savings) 
• Reduce critical path math model CPU by tighter code 
(: 0.5 ms savings). 
The following concerns must be addressed to avoid problems in the 
future: 
• The need for real time runs and the affect on CPU and 
response times during 
• user aid activity 
• background activity 
• host substituted DEU/MM I/O 
• Further increaseE in the EOML time due to FSW design changes. 
• SDL response time shOUld be targeted < 20 ms to allow for 
growth and safety factors. 
• Time period of at least 3.6 ms in every minor cycle where the 
data in the Variahle Buffer Storage (VBS) is not homogeneous. 
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FiGURE 1 
CURRENT DE~IGN SOl RESPONSE TIME BREA~ 
TIMES IN MILLISECONDS) 
RANGE 
AVERAGE 
I 
'" " I 
L 
r 
HOST 
STARTUP 
1 
2,4 
TOTAL ELAPSED SOL RESPONSE TIME 
23,0 - 25,7 
24,6 
PASS II 
MODEL EXECUTION 
10,5 
PASS I AND 
PASS II 
OUTPUT 
3,1 
SDL RESPONSE COMPLETE TIMl (FROM START OF MINOR CYCLE): 
RANGE: 38,4 -43,8 AVERAGE: 41,2 
NUMBER OF REAL TIME MINOR CYCLES - 7 
PDAl 
TRANSFER 
7,2 
•• .....! ,. --_. -~-. ~-" 
SDL RESPONSE COMPLETE TIME/ELAPSED MINOR CYCLE DIFFERENCE FOR 18 NON-REAL TIME MINOR CYCU"" 
RANGE: 0,1 -3,3 AVERAGE 2,0 
ISTARTS WHfN DATA COLLECTION OF EOML DATA HAS COMPLETED; AVERAGE FET=16,6MS (RANGE= 
14.3-18,/MS) 
SOURCE: SOL MODEL BASE CASE RUN 6/6/75 
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Table 1 
Comparison of SDL Response Time Averages 
(Times in Millisecondsl 
Previous Current 
Results* Design** 
SDL Response Cateqorv 3/5/75 6/6/75 Variance 
Flight Elapsed Time for 
EOML Data in DDA2 Data 
Collection Buffer 10.5 16.6 +6.1 1 
SDL Startup Time (PDA2 
Transfer + Input Cali-
bration) 4.2 2.6 -1. 6 1 
Pass II Model Execution 
T:une (Includes SLINKER 
overhead) 7.6 10.9 +3.3 2 
Pass I & Pass II Output 
+1.8 3 Calibration Time 1.3 3.1 
PDAl Startup/Transfer 
Time 7.6 8.0 +0.4 4 
SDL Response Complete 
Time (Includes task 
communication/linkage 
overhead) 31.2 41.2 10.0 
1. Flight Software I/O Profile differences 
2. Increase due to using measured math model execution time 
3. Increase due to change in output calibration time of 18ps/data 
item to 23ps/data item and design change 
4. Previous results based on hand calculation 
*Source: 
**Source: 
Interim Modeling Analysis - Final Report (Reference 2). 
SDL Model Run 6/6/75 
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Table 2 
SDL Design Changes Response statistics 
(Times in milliseconds) 
Current 
SDL Response CategorY Desiqn 1 
SDL Response Time R 23.0-25.7 
A 24,6 
SDL Response R 38.4-43.8 
Complete A 41.2 
SDL Response Complete R 0.1-3.3 
Time/Elapsed Minor A 2.0 
Cycle Differences 
for Non-Real time 
Minor Cycles 
Number of Real time 
Minor Cycles 7 
Number of Non-Real 
time Minor Cycles 18 
Average Pass 2 Output 
Calibration Time 3.1 
Average PDAl Transfer 
Time I 7.2 
CPU Utilization 84.3% 
R-range A-average 
1 Source: 
2 Source: 
3 Source: 
SDL Model runs 5/20/75 
SDL Model runs 6/6/75 
SDL Model runs 6/11/75 
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Design 
Chanae 12 
22.5-24.0 
23.3 
37.3-42.3 
40.0 
0.6-2.2 
1.2 
12 
13 
2.0 
7.2 
84.5% 
Design 
Chanae 2 3 
21.0-23.5 
22.1 
35.9-41. 3 
38.7 
0.5-0.8 
0.6 
20 
5 
2.0 
5.7 
90.1% 
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TABLE 3 
SDL ALT FC ~ODE RESPONSE COMPLETE STATISTICS TIMES IN MILLISECONDS) 
NUMBER OF 
REAL TIME AVERAGE t{ANGE MINQB CY!:;!.ES 
41.3 38.4 - 43.8 7 
41.3 38.4 - 43.7 7 
40.9 37.8 - 43.7 10 
40.7 37.8 - 43.2 11 
40.6 37.8 - 43.2 11 
*(xxx/yyy) = PRIORITY/NON-PRIORITY DATA COLLECTION BUFFER SIZES 
SOURCE: 
IN BYTES 
SDL MODEL SIMULATION RUNS 5/19 - 5/21/75 
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ATTACHMENT I 
. I ALT HOST MODEL EXECUTION SEQUENCE SIMULATED 
MODULE MODEL ij:zs> # ~~ASURED EXECUTION MEASURED C U/EXEC. PHASE ~~~~RAM MS) 
SMDLGACS ACS ALL 2.200 I I 6K 
, 
i , SMDLENV2 AERF~ ALL 1:~~8 II 3:~~ EOM 2 ALL I I 
SMDLGSEN IHU(2) ALL 4:~~~ I I q.~~ RGA ALL II NLA ALL II ,OK 
SMDLGLDS LDS ALL .270 I 1. OK 
SMDLENVI EOMU) ALL 1:~~8 I f:r ERVl ALL I ATM ALL ~~I I i' K WND ALL I •  GRA ALL I • K LND ALL I -
-, AERU) ALL 81800 I 2.0K g~ MC 2- gTH MC 
SMDLGNAV TAC ~~tH; 2:'§s8 I ~:~~ MLS I 
:r t~~ RAD ALL I IMU(1) I ALL I ADS ALL : 2 I SMDLSPMU PMU ALL I -
SMDLRCLK - ALL I ,1K 
SOURCE: SDL DEVELOPMENT PERSONNEL1 4/14/75 
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ATTACHMENT I I 
ALT HOST-TO-FEID PDAI TRAFFIC PROFILE MODELED 
~~~~M~¥g~~EI NUMHFR OF WQB[s Tffl-RTT) CAU)'tPlI.Tl=n TOTlI.I OUT l 
PI::IASE II MQIlELS 
SMDLGACS/ 
ACS FDBK. SIG. 28 1~~ ACS DISC. SIG. 0 
SMDLENV2/- NONE NONE 
SMDLGSEN/ 
IMU(2) 4~ ~8 RGA 
NLA S ~B RGA DISC. 
PI::IASE I t!]QIlEL.S 
SMDLGLDS/LDS NONE NONE 
SMDLENVI/- NONE NONE 
SMDLGNAV/ 
TAC 15 I~ MLS 2~ RAD ADS 
NAV DISC. INCLUDED WITH 
CSB DISCRETES 
CSB DISC. 0 54 
MAN CONTROL 30 62 
EDS 2 6 
SMDLSPMU/PMU 0 42 
SOURCE: SDL PERSONNEL 3/75 
1 INCLUDES FILL, HEADER, & FEID BUFFER CONTROL WORDS 
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(A~~C~Ei ~~~~U~5) 
ALL 
ALL 
N/A 
ALL 
ALL 
ALL 
ALL 
N/A 
N/A 
A3L 3,8,1,I~J23 
ALL 
ALL 
N/A 
DEMAND RESPONSE! 
DEMAND RESPONSE 
DEMAND RESPONSE 
AL.L. .-
, '.--..;.;:;:-
j ~ 
j 
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! PURPOSE AND SCOPE 
REPRODUCIBILITY OF 'mE 
'.~fUi'1.'-:'.J, P:\G-E ill POOR 
This report covers the results of the DEU Control Ie!: study, 
completed 3/26/75, and the DEU Controller/FEID study, completed 5/19/75. 
The purpose of these. studies was to evaluate the DEU Controller under 
worse case loading conditions. 
The scope of this study was limited to a DEU Controller stand-
alone case and DEU plus FEID with OFT worse case I/O Profile cases. 
STUDY OBJECTIVES 
The objectives of this study were to determine: 
1) DEU Controller CPU Utilization 
2) Response times of various DEU commands. (MODE STATUS, 
KEYBOARD REQ & MEM FILL) 
3) The response time to the first word of a KEYBOARD request. 
The results of these studies are discussed under study findings. 
Also additional statistics are presented for: 
1) AGE/PDA2 controller CPU Utilization - This includes only 
PDA2 data collection activity. 
2) Data Collection Response times from the start of Data 
Collection until the DEU Controller level 1 interrupt 
occurs. 
3) PDA2 Data Collection response times measured from the time 
a full buffer is ready for transfer until the PDA2 transfer 
complete interrupt occurs. 
METHOD 
The first study was conducted using a discrete model of the DEl) 
Controller software and its hardware interfaces (Case 1). The DEU 
Controller model is based on the design reflected by References 1-4. 
This model was combined with the current FEID model for the second 
study (Cases 2 and 3). FEID model is based on the design reflected 
in reference 5. Case 3 was run for comparison with case 2 to deter-
mine the impact of DEU traffic on PDA2 buffer response times. 
The configuration used in these studies are summarized on Chart 1. 
The number of real and virtual DEU's shown were included in all Poll 
and Graphic update sequences. 
-2-
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Case 1 Case 2 
DEU Traffic Heavy Heavy 
[EID Model Included No Yes 
Num Real DEU'" (Poll and 
Graphic Update) 3 3 
Num Virtual DEU's {Poll and 
Grap_hic Update 1 1 
Simulation Time 2 sec e 1 sec. 
Poll Rate 100 ms 100 ms 
Total Positive Responses 5 5 
Graphic Update Rate 100 ms 100 ms 
Graphic Update Word Count 509 509 
STUDY CONFIGURATION CHART 
CHART 1 
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Case 3 
Liqht 
Yes 
1 
0 
1 sec. 
100 ms 
0 
1 sec 
300 
1 
1 Ii 
, 
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I 
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1 
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STUDY FINDINGS 
Table 1 summarizes the overall controller CPU utilization, traffic, command and Data Collection responses for all modeled cases. Tables 2, 3 and 4 show detailed command responses for each modeled case. 
I. 
The DEU Controller CPU utilization is under 10% for all modeled cases. The CPU utilization for the PDA2 controller includes only Data Collection traffic with no .Z\GE or discrete traffic. Case: 1 shows a low PDA2 CPU utilization because lower process times were used for this earlier case. 
The Channel Controller Queue (CCQ) was stopped twice (awaiting buffers) by virtual DEU 4 in case 1 only. The CCQ stopped for 1690 seconds on a KEYBOARD REQUEST and for 1184 seconds un the follow-ing KEYBOARD ECHO. These delays in getting buffers are caused by Controller processing for MEMORY FILLS for DEU's 1, 2 and 3 during the KEYBOARD REQUEST for DEU 4. These stops caused a maximum build up in the CCQ of 39 words. The CCQ stack can handle 128 words before it is necessary to stop the Flight Computer. This traffic case and timing are in the extreme and are not likely to be encountered in actual operation. positive responses from all 4 DEU's on the same 100 milli-second polling cycle do not cause the CCQ to stop because the Flight Computer timing between KEYBOARD REQUESTS separates these activities enough to prevent buffer depletion. 
In Table 1, average response times in micro seconds are shown for each command type. Line 1 for each command shows responses which are not perturbed by other controller activity. Lines 2 and 3 show perturbations within the controller for other DEU activity or hold off because of MEMORY FILL to the same DEU. Line 2 of the (509 and 300 word) MEMORY FILLS shows the response of the virtual DEU. Since there is no I/O to a DEU device to complete, the response of a virtual DEU is measured to the completion of Data Collection. 
Comparison of PDA2 Data Collection responses for Case 2 and Case 3 show no significant (14~sec) difference in the average response time for Non-Priority Data collection buffe,s. Average Priority Data Collection buffer response times do show a difference of about 10% (52~sec) but this is not great enough to affect overall per-formance. 
REFERENCES 
1. DEU Controller Program Flow Charts from Bill Carter 10/10/74. 
2. lOPI Flow Hardware Flow Charts from John King 10/30/74. 
3. Te18phone conversations with Bill Carter and John King Dec. 1974 and Jan.-March 1975. 
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STUDY SUMMARY 
Total Time Simulated 
DEU Controller CPU Utilization 
Level 0 Utilizat10n 
Level 1 Utilization 
Level 2 utilization 
Level 3 Utilization 
PDA2 controller CPU Utilization 
DEU Controller Queue Activity 
CCQ Maximum Content (Wds) 
Total Traffic (Wds) 
Lev",l 0 Queue Max Content (MSGS) 
Total Traffic (MSGS) 
Level 1 Queue Max Content (MSGS) 
Total Traffic (MSGS) 
Level 2 Queue Max Content (MSGS) 
Total Traffic (MSGS) 
Level 3 Queue Max Content (MSGS) 
Total Traffic (l1SGS) 
DEU SIa Queue Activity 
DEU 1 Maximum Content (MSGS) 
Total Traffic (MSGS) 
DEU 2 Maximum Content (MSGS) 
Total Traffic (MSG3) 
DEU 3 Maximum Content (MSGS) 
Total Traffic (MSGS) 
MODE STATUS Avg. Resp. 
KEYBOARD REQUEST Avg. Resp. 
KEYBOARD REQUEST 1st wd 
Avg. Resp. 
1 
2 
1 
2 
1 
2 
3 
3-26-75 
Study 
DEU 
Only 
Heavy 
Traffic 
Case 
2 sec. 
4.52% 
NA 
NA 
NA 
NA 
1.39% 
39 
42989 
1 
265 
1 
294 
5 
175 
1 
8 
2 
34 
1 
31 
1 
31 
253 
1468 
3425 
17284 
1960 
2483 
15994 
REPRODUCIBILL.Y 01" THE 
ORiGINAL .PAGE L'3 POOl! ' 
5-19-75 
Study 
DEU + FEID 
Heavy 
Traffic 
Case 
1 sec. 
5.02% 
1.11% 
1.17% 
2.57% 
.15% 
4.26% 
4 
21510 
1 
145 
1 
162 
4 
95 
1 
5 
2 
20 
2 
20 
1 
17 
254 
3259 
1964 
Light 
Traffic 
Case 
1 sec. 
.76% 
.14% 
.16% 
.29% 
.15% 
1.00% 
1 
322 
1 
21 
1 
27 
1 
11 
1 
5 
1 
6 
1 
5 
1 
5 
252 
(Table 1 Continued on Next Page) 
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STUDY SUMMARY (CaNT.) 
ECHO CHECK Avg. Resp. 
MEM FILL (509 wds) 
Avg. Resp. 
MEM FILL (300 wds) 
Avg. Resp. 
PDA2 - Buffer Response Times 
HIGH PRIORITY DATA CaLL. 
(5 WORD BUFFERS) 
PRIORITY DATA CaLL. 
(78/79 WORD WEIGHTED 
AVERAGE BUFFERS) 
NON-PRIORITY DATA CaLL. 
(256 WORD BUFFERS) 
3-26-75 
Study 
DEU 
Only 
Heavy 
Traffic 
Case 1 
1 3237 
2 1776 
3 
1 35301 
2 24069 
1 20481 
2 10916 
-Table 1-
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5-19-75 
Study 
DEU + FEID 
Heavy 
Traffic 
Case 2 
3235 
20244 
35143 
24566 
950 
550 
1330 
Light 
Traffic 
Case 3 
20403 
498 
1316 
~l 
1 j 
1 
1 
I , " -~, 
! , ~ :. 
p 
; .-- li 
DEU RESPONSES CASE 1 
Case 1 (3-36-75) DEU NUM RespOl se Times in usee. 
DEU controller Only DEVICE MSGS AVG LOW HIGH 
(1-3 REAL) 
(4 VIRT) :i 
MODE STATUS REQUEST 1 20 252 249 255 
2 20 1468 1462 1478 
3 20 :<53 248 255 
4 20 254 250 267 
KEYBOARD REQUEST (Full 1 2 17284 17276 17291 
MSG) 
2 1 3240 
- -
J 
I 
l 
J 
1 
.. ~ 
3 1 3264 -
-
4 1 3772 -
-
, 
, 
1 , 
,1 
KEYBOARD REQUEST (1st 1 2 15994 15993 15995 
word) 
2 1 1953 
- -
3 1 1967 
- -
4 1 2483 
- -
~ 
I 
1 
ECHO 1 2 3232 3231 . 3232 
2 1 3243 - -
3 1 3238 
- -
4 1 1766 
- -
MEMORY FILL (509 wds) 1 21 35671 34230 35844 
2 20 34941 34903 34966 
3 20 35293 35257 35316 
4 20 24069 24010 24149 
DATA COLLECTION FOR 1 21 2335 1876 2366 
MEM FILL 
2 20 2214 2192 2258 (510 wds) 3 20 2354 2322 2384 
4 20 2343 2327 2369 
MEMORY FILL (300wds) 1 1 20506 - -
2 1 20517 - -
3 1 20420 
4 1 10916 
- -
DATA COLLECTION FOR 1 1 1264 - -
MEM FILL 
2 1 1424 - -(300 wds) 3 1 1248 
- -
4 1 1019 -
-
-Table 2-
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DEU RESPONSES CASE 2 
Case 2 
DEU + FEID/HEAVY 
TRAFFIC 
MODE STATUS REQUEST 
KEYBOARD REQUEST 
(Full MSG) 
KEYBOARD REQUEST 
(1st word) 
ECHO 
MEMORY FILL (509 wds) (No Occurrance of 
300 wds for thi.s 
case 
DATA COLLECTION FOR 
MEM FILL 
(510 wds) 
PDA2 Data Collect 
Responses 
HIGH PRI DATA COLL. (5 WORD BUFFERS) 
PRIORITY DATA COLL. 
(78 WORD WTD AVG 
BFRS) 
NON-PRI DATA COLL 
(256 WORD BUFFERS) 
*SlO to lOPI held off by 
**Values Corrected for 78 
DEU I NUM 
DEVICE MSGS 
(1-3 REAL) 
(4 VIRT) 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
50 
1887 
24832 
10 
10 
10 
10 
2 
2 
1 
2 
2 
1 
2 
2 
1 . 
10 
10 
10 
10 
10 
1) 
III 
10 
10 
24 
97 
Response Times in ~sec. 
AVG LOW HIGH 
257 248 300 
252 247 255 
252 248 254 
253 249 255 
3239 3236 3246 
3283 3293· 3273 
3254 
1949 1948 1949 
1985 1973 1997 
1957 
3243 3249 '3237 
*2024. 20239 20249 
3227 
34884 
35096 
35448 
24566 
2668 
2638 
2676 
2648 
950 
**550 
1330 
34822 
34623 
35210 
22901 
2509 
2618 
2630 
2605 
236 
**487 
1273 
35035 
35260 
35563 
25039 
3190 
2673 
2749 
2680 
1401 
**785 
1697 
MEM FILL between KBD REQ and ECHO Word Avg Buffer. 
-Table 3-
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DEU RESPONSES CASE 3 
Case 3 DEU NUM Respon3e Times in usee 
DEU + FEID/LIGHT DEVICE MSGS AVG LOW HIGH 
TRAFFIC (1-3 REAL) I (4 VIRT) i ... 
11 MODE STATUS REQUEST 1 10 252 249 255 
:] 2 l 
3 i 
4 I 
1 KEYBOARD REQUEST (Full MSG) 1 
4! 2 1 
3 _1 
'; 
4 , j 
KEYBOARD REQUEST 
(1st word) 1 
2 
-
3 J. 4 
ECHO 1 
2 
3 
4 
MEMORY FILL (300 wds) 1 1 20403 ~' 
(No occurance of 2 
509 words for this 3 
case) 4 
DATA COLLECTION FOR 
MEM FILL 1 1 1326 
(301 wds) 2 
3 Jj 4 ' , 1 
PDA2 Data Collect 
Res~onses 
J HIGH PRI DATA COLL PRIORITY DATA COLL (79 WD WTD AVG BFR) 1972 25 **498 **491 **507 
NON-PRI DATA COLL "£6 (256 WORD BUFFERS) 3072 12 1316 1270 1700 1 , ' 
**Values Corrected for 79 Word AVG Buffer 
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1.0 Management OVervi~~ 
The findings of this study are summarized below: 
• Current job/hr rate is 5-8 jobs for SDL/FSW jobshop 
• Step PLMSUP requires 400K-600K and is active approxi-mately 65% of elapsed time in a sample segment of jobshop time 
• OPDrK seek time avg 22.88 ms. to 24.33 ms. 
• SYSAUX seek time avg 13.52 ms. 
• SYSR2l seek time avg 32.6 ms. 
• Region requests for FSlM and lCS are not excessive 
• Jobshop set-up time varies from 10-30 minutes and lPL from 8-24 minutes. 
Based on the above findings and associated analysis, recom-mendations are made for the following areas: 
• Add job classes LMN to 2nd jobshop initiator 
• Rearrange VTOC, CATALOG, and permanent data sets on certain disk volumes (See Section 7.0 for specific recommendations) 
• Modify FSW/SDL Proc's to improve temporary data set efficiency 
• Improve handling of scratch packs and permanently restored packs for jobshop 
• Update the SDL simulation jobstep region estimating pro-cedure frequently. 
Also it is recommended that future studies should be conducted in the following areas: 
• Analysis tools and procedures for more efficiently con-ducting throughput studies 
• Regular analysis of FSW/SDL jobshop by Systems Analysis 
• PLMSUP - to permit multijobbing or reduce elapsed time in system. 
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Frequent "Figure of Merit" studies on SVCLIB 
Modification of Job Stream Manager to permit automatic backlog aging'. 
2.0 Purpose and Scope 
The purpose of this study was to investigate FSW and SOL jobshop turnaround and make recommendations to achieve improvements. Primary emphasis was placed on throughput (jobs/jobsteps per hour) improvements which could be easily identified and quickly realized. The impact of changes already made can't be completely evaluate~ without additional analysis. Areas which need additional effort or study to further improve jobshop turnaround are identified. 
The scope of this study has been limited only by the amount of time allocated for completion of the study. 
3.0 Objectives 
The planned objectives of this study were: 
a) Evaluate the Job Stream Manager (JSM) matrix and the default FSW/SOL initiator class assignments and recommend changes where necessary. 
b) Measure and analyze jobshop disk volume seek times and recommend alternative data set allocations to reduce seek times. 
c) Determine SOL simulation jobstepactual region 
requirements and reconcile an estimated FSIM region 
requirement of 4S0K with the actual requirement of S06K. 
d) Obtain and analyze performance measurement data on five typical jobs. 
e) Quantify the major components of jobshop turnaround, including; 
• Deck submission until arrival in the RTCC. 
• Time spent in the RTCC waiting to be run. 
• Time spent waiting for print to compiete after execution is complete. 
• Time from print complete until output is returned to programmer's desk. 
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of these objectives analysis of the five sample jobs (item d) 
and quantification of jobshop turnaround components (item e) were 
not pursued to completion. In depth tracking of jobs through the 
processes indicated would have required more time than could be made 
available in this study. However, a brief review of the procedures 
did not disclose any significant problems in this area. 
4.0 Method 
This analysis has been conducted using available analysis tools 
as follows: 
Jobshop throughput/turnaround - System Management Facility 
(SMF), System Online (or Log Data set] 
Job Performance - ~SC, Load Module and Task option 
DASD performance - ASC, I/O Trace option 
Simulation Jobstep Region Requirements - Core Dump and Region 
size estimating procedure for SDL version 1 (reference 1) 
Job Stream Manager - Statistical output from Job Stream Manager 
5.0 Findings 
The findings in this section address the following areas: 
• Job Throughput 
• Job Stream Manager 
• Disk Volume Activity 
• FSW/SDL Cataloged Procedures (Proc's) 
• SDL Simulation Jobstep Region Requirements 
• Operational Procedures/Scheduling 
5.1 Job Throughput 
The number of jobs/jobsteps per hour varies with each jobshop 
period. The job/jobstep rates are meaningful only if all background 
and environmental factors are taken into consideration. The analysis 
of SMF data has shown that the current job rate falls in the range 
of 5 to 8 jobs per hour (range of jobstep rate is 26 to 64 job-
steps per hour). 
Using the first 1.5 hours of a 7.3 hour FSW jobshop period 
(8 P.M. on 4-30-75 to 5 A.M. on 5-1-75) an analysis was made to 
determine how the main core resource was being used. Figure 1 
(Job Throughput) graphically depicts the elapsed time of the Program 
Library Management Supervisor (PLMSUP) jobstep in relation to the 
total time the job is in the system. III the sample period observed, 
," the PLMSUP main core region varies from 400K to 600K and the average 
,.,;7 step elapsed time was about 6 minutes. Allocating main core for 
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the size and duration of these steps has prevented multijobbing of similar steps for 65% of this segment of jobshop time. A study of ways to make PLMSUP multijobbable or reduce elapsed time in the system is recommended. 
5.2 Job Stream Manager 
A study of the Job Stream Manager job class assignment matrix was already underway in the ROS Dept. at the start of this study. Figure 2 shows the job class assignment matrix and initiator classes used prior to this study. The Job Stream Manager generates re-ports showing the reason(s) jobs are placed in a particular class. Class ilL" was assigned in many cases because the estimated job time was between 5 and 15 minutes. A new matrix has been prepared by the ROS Dept. and inlplemented to better distribute the job classes. The new matrix will. cause jobs of less than 2, 4 and 10 minutes to be assigned to classes I, J and K respectively. Also job classes LMN should be added to initiator J2 to give better turnaround on the larger and longer jobs. The Job Stream Manager matrix changes and suggested initiator class assignments are shown in Figure 2. 
Job turnaround times in excess of 24 hours have been ex-perienced on several occasions. Currently, when jobs are back-logged from one jobshop period to the next, Operations reads in the backlog jobs and allows them to start before reading in the new job-stream to give the backlog priority in the system. Since this procedure for inputting jobs doesn't insure a priority for the backlog, the newer jobs can crowd the older and longer jpbs toward the end of jobshop and cause them to become backlogged again. To prevent order of reading jobs i~to the system from determining priority of jobs runs, the Job Stream Manager program may be modified to date and time stamp incoming jobs and then assign a higher dis-patching priority and a more favorable job class to the older jobs. This would insure the backlog being run first regardless of the order in which the old and new jobstreams were loaded into the system. 
5.3 Disk Volume Activity 
Temporary data set activity is heaviest on the OPDSK and SYSAUX volumes. For the measured cases, average disk am seek time on O~DSK was 22.88 milli-seconds (ms) on FSW jobshop and 24.33 ms on SDL Jobshop. SYSAUX, however, showed an average seek time of 13.52 ms on FSW jobshop and 14.73 ms on SDL jobshop. Analysis shows that thc.h~gher average se7k time on OPDSK is caused by the relative ~osltl0n of the VTOC ln the FSW jobshop case and the relative position of permanent data sets on that volume in the SDL jobshop 
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"-10BSHOP 
RUN TIME 
IN HRS. 
(EXCLUDES 
SETUP) 
2.0 
*7.3 
6.4 
3.0 
1.6 
. --,.- .. " 
JOB THROUGHPUT PLOT 
NUMBER NUMBER 
OF JOBS OF JOBSTEPS JOBS/HR JOBSTEPS/HR 
10 54 5.0 27.0 48 192 6.6 26.2 44 181 6.9 28.4 24 174 8.0 58.0 11 101 7.0 64.3 
PLMSUP STEP ELAPSED (NO' REGION WAIT TIME 59.9 WALL CLOCK TIME PERIOD 92.0 
1'1IN 
MIN 
., 3 /0 
JOB NUMBER 
APPROX 1 1/2 HRS --------->~ 
65% OF TIME 
PERIOD MAIN 
CORE WAS TIED 
UP WITH 400-
600K REGIONS 
FOR PLMSUP. 
~ TOTAL JOB ELAPSED TIME (INCLUDING REGION WAIT AND JOB OVERLAP) 
'I'O'fAL r,LAPSE:D PLMSUP JOB STEP (INCLUDES REGION WAIT AND JOIl aVE RI,i\I') 
}i -," EST lMA'I'F.IJ I':Li\I':;ED TIME PLMSUP JOBST!':P (EXCLUDiNG REG iON WAIT I\ND Wl 'rii NO JOB OVERLAP) 
Figure 1 
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case (see Figures 3 and 41. Moving the VTOC from cylinder 0 to 
the center of the data set activity would reduce disk arm movement 
in the J;'SW jobshop case. The SDL jobshop OPDSK volume does have 
the VTOC in the center of the volume, but permanent data sets are 
arranged between it and the temporary data sets. Arm movement over 
these unused data sets causes a higher average seek time. Scratching 
VTOC or clearing the pack before clipping it to OPDSK would alle-
viate this situation. 
Figure 5 shows a SYSAUX volume with VTOC and data sets arranged 
for more efficient accessing, which results in an average seek time 
of 9-10 ms less than that observed on OPDSK. 
Analysis of the access distribution and arm movement on the 
SYSR2l volume indicates that SVCLIB, the VTOC and JOBQUE are 
accessed most frequently (see figure 6). Based on the above find-
ing, the ROS Department conducted a "Figure of Merit" study to 
determine which SVC modules should be made resident. A new Resident 
SVC list has been included in the latest ROS release and should 
result in at least 6% fewer accesses to SVCLIB than with the pre-
vious list. Since the j'obahop environment is constantly changing 
"Figure of Merit" studies should be conducted at regular intervals. 
Improvement in the average seek time on the SYSR2l volume is 
possible by arranging SVCLIB, the VTOC, CATALOG and JOBQUE together 
on the volume. 
5.4 FSW/SOL Proc's 
Analysis of SMF data has shown that the high speed main core 
resource is not always used most efficiently, especially when small 
I/O bound jobsteps and large CPU bound jobsteps compete for this 
resource. Many I/O bound jobsteps require smaller regions and use 
comparatively little CPU time, but occupy main core during I/O 
wait time. These jobst~ps with smaller regions increase the possi-
bility of core fragmentation which will prevent the larger CPU 
bound jobsteps from starting. Relocating these steps to LeS will 
not significantly impact their performance but will free up main 
core for the larger CPU bound steps. 
At the time this study started, a list of program steps to be 
relocated to LCS was already being prepared (see figure 7). 
Evaluation of the impact of these changes cannot be determined un-
less additional jobshop throughput analysis is performed. 
A sample FSIM job run was analyzed to determine the extent 
and kind of temporary data set activi~y. This job of four steps 
(compile, Pre-Sim, Simulation, and Post-Sim) caused the allocation 
of GO temporary data sets. Figure 8 summarizes the use of these 
data sets and the average measured CPU cost of the allocate and 
scratch services. Although the actual allocation and scratch of 
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,I SOL PROC REGION CHANGES 
I OLD NEW L .. PROC PROC STEP PROGRAM REGION REGION *CYCTRIOI CYCIl SMTRIOED lS0K,0) (,lS0K) t 
" ~l 
CYCI2 QMSMOVER (20K,SOK) ( ,lS0K) \' 
.1 
II 
n 
("t CYCI3 QMSMOVER (20K,SOK) (,lS0K) 
" 
, \ ~ 
: 
CYCI4 QMSMOVER (20K, SOK) (,lS0K) i 
-" 
I' 
i, (200K,0) ( ,lS0K) i F *CYCTRION CYCIl IEBGENER ,. 1 1: 
:. CYCI3 IEFBR14 (2K,0) ( , BOK) 1 ~'! '~ ! , 1 I' CYCI4 IEFBR14 (2K, 0) (, BOK) ~ I - j; 
*CYCTRIOO CYC02 QMSMOVER (20K,SOK) ( ,lS0K) , 
CYC03 QMSMOVER (20K,SOK) (,lS0K) 
CYC04 QMSMOVER (20K,SOK) (,lS0K) 
FSWJSTP1 JSTEP SMDLRJSC (0,lS0K) (,220K) 1 
:1 
*MOVER MOVE QMSMOVER (20K,100K) (,lS0K) 
SDLCOLTP PLMS PLMSUP (3S0K,3S0K) NC 
COLPRT QMBCOLPT (MAIN DE- (,lS0K) 
" 1 
FAULT) 
, 
SDLDTAB DTPLMS PLMSUP (3S0K,3S0K) NC ~ 
DTAB REFDDTAB (O,SOOK) NC 1 1 I 
*SDLJSTP1 JSTEP SMDLRJSC (lS0K,lS0K) (,220K) 1 
SDLD~LG S2 5MBJMDJS (SOK, SOK) (,lS0K) 1 
SDLPOST Sl SMDLPOST (lS0K, SOK) (,lS0K) 
.J 
SDLPLOT S2 SMDLPINT (100K,SOK) (,lS0K) l oW ,J r *SDLTEST* STST REFCDARY (300K,SOOK) (3S0K, SO OK) ~" .;.~ , j I NC=No Change 
*Changes for system growth only '.~ 
.1 j 
Figure 7 >1 
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these data sets takes place outside the limits of the jobsteps 
(i.e., within the schedular, reader, writerl the total CPU time 
used for these services is approximately 4.96 seconds. Compared 
to the 141 seconds of the job, this is an additional 3.5% of CPU 
time. The elapsed time for these services has not been determined. 
The impact for this activity is not only the CPU time overhead but 
the additional disk arm movement which can impact all jobs in the 
system. 
The allocate and scratch activity can be reduced by: 
• Elimination of any un-used DD cards from the Proc's. 
(This could occur if similar Proc's are used for 
different programming areas). 
o The use of dedicated data sets in the initiator Proc 
for those temporary data sets whiCh are most frequently 
used. (SYSIN and SYSOUT data sets cannot be used in 
this manner). 
5.5 SDL Simulation Jobstep Region Requirements 
Two main questions were to be answered by this study regarding 
main core region requirements. First, are the requested regions 
excessive and second, why did a reported difference of 56K exist 
between the estimated and the actual requirements for an FSlM run. 
A mapping of main core usage was n~de from core dumps of the 
FSlM and lCS modes for the SDL simulation jobstep for ReI 4.1 
version 4. The results of this effort are tabulated in Figure 9, 
which shows that the regions requested are not excessive. 
The actual data case in which a 56K difference was observed 
between the estimated FSrM core requirements and the actual core 
requirement was not available for analysis. However, the core 
requirements observed in the above study were compared with the 
calculated estimate from the procedure outlined in the release memo 
for "Release 4.1 version 1 of the SDL" dated 3-28-75 (Reference 1) 
as follows: 
SDL FSlM Mode 
Closed Loop GN&C Math 
Models 
Flight program size 
(from Dump) 
300K 
lOOK 
33K 
433K 
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SYSOUT 
TEMPORARY/SYSIN 
TEMPORARY PASSED 
SCRATCH 
ALLOCATE 
JOB ELAPSED TIME 
JOB CPU TIME 
60 SCR/ALLOCATE 
....:.:.' 
TEMPORARY DATA SETS ACTIVITY 
FOR A FSIM JOB 
AVG 
EXEC 
TIIY'E 
IN MS. 
20.8 
6.3 
NUM 
16 
29 
15 
60 
AVG 
TOTAL 
FOR 
SERVICE 
IN MS. 
45.6 
37.1 
12 MIN 
141. 78 SECONDS 
4.96 SECONDl'l 
Figure 8 
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SIMULATION STEP MAIN CORE US,~GE 
(REL 4.1 VER 4) 
SUBPOOL 
ID 
251 
252 
200 
199 
1911192 
o 
43 
50 
51 
52 
.u.s.E. 
USER'S JOBLIB REENTRANT MODULES 
LINK PACK AREA REENTRANT MODULES 
REAL TIME TABLES 
DYNAMIC SUBROUTINES, SYSTEM PARMS 
RT QUES AND BUFFERS 
MODE INDEPENDENT DATA BASE + BUFFER 
POOLS 
COMMUNICATOR 
ENVIRONMENT MODELS 
GN&e MODELS 
FSIM 
54 MODE DEPENDENT DATA BASE 
57 USER AIDS (HAL SIM TABLES) 
MIse sp55/58 USER AIDS 
FREE FREE REGION CORE (AT TIME OF DUMP) 
MAIN REGION REQUESTED 
MAIN REGION USED 
MAIN REGION UN-USED 
*NO MATH MODELS WERE USED IN THE Ies RUN. 
FIGURE 9 
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MAIN CORE USED 
FSIM res 
M.Ol!E. MOllE. 
lOOK 164K 
8K 10K 
6K 6K 
34K 34K 
4K 4K 
46K 45K 
18K 
501{ 
28K 
22K 
98K 
10K 
5K 
500K 
!l62K 
38K 
30K 
* 
* 
70K 
4K 
480K 
~ 
4K 
, . 
:; .' 
I 
i 
I 
1 
" 
I 
I 
I 
I 
I 
i 
I 
I 
REPRODUCmILlTY OF '.I!HEl 
ontGINAL PAGE IS POOR 
The actual core used by the ReI 4.1 version 4 run was 462K or 
29K more than estimated under the procedure. .Time did not permit 
a detailed comparison of ReI 4.1 VI and ReI 4.1 V4 dumps, but these 
findings indicate that the estimating procedure needs to be reviewed 
and updated if necessary for each SOL release. 
5.6 Operational Procedure/Scheduling 
A complete study of operational procedures and scheduling was 
beyond the scope of this task. However, certain areas which may 
improve throughput if attention is given them are discussed below: 
Initial set up time for a block of computer time can use from 
10 to 30 minutes depending upon the number of disk volumes to be 
mounted, restored or cleared, the problems encountered (e.g., tape 
errors), and the number of other manual operator interventions 
required. A review of procedures for the. use of permanen'l:ly 
restored disk volumes is recommended, in conjunction with an 
inventory of such disk volumes. 
The time between IPL and start of the first job varies. Using 
the onlines, times of 8 to 24 minutes were observed. 
Assuming that this set up is necessary, users requiring the 
same set up and IPL options could be scheduled on consecutive 
blocks of computer time. In this way set up time could be reduced 
for users following the first user. 
6.0 Results 
Certain activities were found to be in process at the time this 
study started. Others were initiated as a result of this study. 
Those which are completed and in place now are listed below: 
• Job Stream Manager parameters - a new matrix was already 
being prepared when this study began and is in place at 
this time (EOS 21.231. 
• Relocation of Proc steps to LCS - an update to PROCLIB 
was already in process and is in place at this time. 
• "Figure of Merit" study was conducted by ROS and a new 
Resident SVC list has been generated and is currently 
on the system. 
Systems Analysis concurs with the changes being made in the 
above areas. 
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7.0 Recommendations/Action Items 
The recommendations which follow are based on the data 
gathered for this study. Some areas may require some additional 
investigation or study before implementation. 
• Add job classes LMN to initiator 2 as follows (DANMLKJIH) 
• Rearrange SYSR2l to group SVCLIB, VTOC/CATALOG and JOBQUE 
together. 
• Move VTOC and CATALOG (if applicable) to the center of 
activity on OPDSK, SDLAOl, SDLBOl, FSWAOl and SSWAOl 
volumes. 
• Move most activ.e permanent data sets close to VTOC and 
CATALOG on volumes SDLAOl, SDLBOl, FSWAOl and SSWAOl. 
• Use the SDLMMl volume for temporary data sets because of 
its extremely low access frequency. 
• Initiate a procedure to insure that scratch disks (OPDSK) 
are clear or have the VT~ scratched before being used for jobshop. 
• Eliminate any un-used DD cards from Proc's. 
• Select temporary data sets (other than SYSIN/SYSOUT) which 
can be allocated as dedicated data sets in the initiator 
Proc's. 
• Update SOL Region Requirements estimating procedure for 
each version of the SOL if necessary. 
• Review procedure& for use of permanently restored packs 
and inventory the current packs. 
To achieve and mclintain maximum utilization of the RTCC job-
shop resources, additional study efforts are necessary. The 
f following can be done individually or together as a total effort: 
• Investigate tools and procedures for performing jobshop 
throughput and turnaround analysis to permit more timely 
idnetification of problems. 
• Establish an analysis t.ask to regularly monitor FSW/SOL 
jobshop (should include disk activity study). 
-17-
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• Initiate an analysis of PLMSUP to accomplish either of the following 
•• Reduce region requirements to permit multijobbing (consider Les buffering of module and tables). 
•• Reduce the step elapsed time to free up main core 
sooner (some of the changes which improve disk access efficiency will also help in this area). 
• Initiate a task to perform "Figure of Merit" studies on jobshop at regular intervals (perhaps the need for this activity can be determined by a separate disk activity study). 
• Investigate the possible modification of the Job Stream Manager to provide a date and time stamp capability for the automatic aging of backlogged jobs. Old jobs could be reassigned to a higher dispatching priority and more favorable job class. 
8.0 References 
1. "Release 4.1 Version 1 of the SOL" by J. R. Gililland 3-28-75. 
2. "SOL/FSW Jobshop Turnaround study -Initial Report" by J. R. McLean, 5/9/75. 
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HANAGEMENl' OVERVIE\~ 
Using Systems Analysis' simulation model of til<' SflL, d sludy 
of the SDL's sensitivity to the currellt PDl\2 interface (I/P) manage-
ment scheme for the 2PC and MPC modes of operation has been con-
ducted. Analysis of simulation output reveals ~hat: 
• End-of-minor-loop (EOML) record holdoff due to PDA2 I/P 
contention can become sufficient (14.8 ms maximum) to keep the 
SDL out of real time in the 2FC and MFC modes. 
• This holdoff can be reduced to 3.3 fis (maximum) by setting 
non-priority data collection record sizes to 256 bytes. 
Final PDA2 I/F tuning recommendations, based on SDL MFC performance 
analysis currently in progress, will be made at the Release 6 DDR 
in November. 
OBJECTIVES 
The objectives of this study have been to: 
(1) bound the expected effect of Master/Slave FEID con-
tention for the PDA2 interface on the SDL's perfor-
mance in the 2FC and MFC modes of operation, and 
(2) determine how PDA2 priority record throughput might 
be improved. 
Both of these objectives have been accomplished. 
FINDINGS 
Objective 1 - Bounding the Effect of PDA2 Contention 
Por this study PDA2 1/1" contention is measured in terms of PDA2 
holdoff time. Holdoff occurs ill thc 2FC <lnd HPC mo<1es when any I'DA2 
tr.,nsfL'r from one I·'g III <",nllot occur iuuuc'diatl'l\" IJcc<luse the PDA2 
is busy wi lh a trallsf,'," from ,lnotlwr FEll) (s,'e' F iqun' 1, p. 2 ). 
Holdoff impacts SDI, n'Sl'ollSl' !,l'l"formancc when E()~lIJ transfers, which 
tr iyger Ilost prOCl'SS i Ill!, arl' delayed by non-pr ior i ty trans fers. 
Holdoff time is dpfined to DC th~' elapsed time from the time th" 
last FEID's priorioty EOML data collection record is ready [or 
transfer over PDA2, until the time its transfer is actually started. 
Under the study's assumptions (Appendix A), the last EOML record in 
the 2FC mode is from the left slave FEID. In the MFC mode, the 
last EOML record is from the right slave FEID. 
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As shOlm in Table 1 (p. 4 ), PDA2 holdoff times rang.' f I ,)In 200 microseconds to 14.8 ms. in the environments represented by 
1· 
cases 1-5. The low holdoff times shown occur when Master and/or other slave FEID EOML record transfers delay the last slave FEID's EOML transfer. The high holdoff times shown occur when EOML and non-priority Master and/or other slave FEID transfers delay the last FEID's EOML transfer. Variability between cases is atributable to mOdeling: 
• different missions (ALT vs. OFT) 
• different medes (2FC vs. MFC) 
~ different flight computer I/O profiles (typical worst case vs. theoretical worst case) 
• different data collection record sizes (minimum vs. maximum). 
Based on the magnitude of the high holdoff times seen in cases 2-5 relative to the 20-25 ms. available for the Host to respond to FC I/O, SDL performance is definitely sensitive to the current PDA2 I/F management scheme. In fact EOML record holdoff can keep the SDL out of real time in the 2FC and MFC modes. 
Objective 2 - Improving Priority Record Throughput 
To improve PDA2 priority record throughput, three factors are analyzed with respect to their impact on interface performance: 
• data collection record sizing 
• equal opportunities for Master and slave FEID PDA2 transfers 
• priority/FIFO PDA2 I/P management logic. 
While these are not all of the variables available for interface tuning, they are logically straightforward, and are reasonable kinds of tuning to consider in this study. 
Since the effect () f Ilon--pr j or i ty dati" collection sizing was isolated in the differl'nt m.,ximum h01doff times for cases 1 and 2, IItuned" versions of <,,:u.~;(~H 1, 3, 4, iJ.nd 5 \oJcr(~ run (cases G~9 in Table 2, p. 5 ) to furLlwr <!Ualltify this effect. That is, for cases 6-9 priority record sj:,:(~S were set to 128 bytes and non-priority record sizes were set to 256 bytes and all other model run para-meteLs were left unchanged. The effect of this data collection record size tuning on PDA2 contention is reflected in the dramati-cal_. reduced (.9-11.5 ms.) maximum holdoff times shown. Clearly, the impact of PDA2 contention on SDL performance can be reduced through data collection record size tuning. 
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Table 1 
PDA2 HOLDOFF STATISTICS - INITIAL SIMULATION RUNS 
Case # Case Description' PDA2 Holdoff 
Range Observed (ms) 
1 Baseline ALTa 2FC (128/512) 
.2-1. 9 
2 Baseline ALT' 2FC (128/1024) priority record size. - Case 1 with larger non- .2-4.2 
3 Theoretical ALT' 2FC (512/2048) 
.5-8.9 
-4 Baseline OFT- ~FC (128/1024) 
.4-6.1 
5 Theoretical OFTs )lFC (512/2048) 1.6-14.8 
-
Source: SDL MFC Simulation ~odel Runs 8/15-8/18/75 
lNumbers in parentheses represent priority and non-priority data collection record sizes (in bytes) , respectively. 
'Reference 2 
'Reference 2 with certiLL :light computer I/O (DEU and SM) timed to cause heavy t:ransient loading of the PDA2 interface ~,anagement logic. 
'Reference 3 
5Reference 3 with certain flight computer I/O (DEU and SM) timed to cause heavy transient loajing of the PDA2 interface management logic. 
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Table 2 
PDA2 HOLDOFF STATISTICS - "TUNED" SIMULATION RUNS 
Case # Case Description Holdoff 
Range (ms) 
6 Baseline ALT 2FC (128/256 ) - Tuned Case 1 .2-1.0 
7 Theoretical ALT 2FC (128/256) - Tuned Case 3 .2-1. 5 
8 Baseline OFT MFC (128/256) - Tuned Case 4 .4-1. 8 
9 Theoretical OFT MFC (128/256) - Tuned Case 5 .4-3.3 
-
10 Baseline ALT 2FC (128/256) - Case 6 w/Priority/ .2-.5 
FIFO I/F Manaqement 
'" .. ......... -=. ..... _.j'.,. 02. 
(:;1 
'" . / 
Improvement 
(ms) 
. 9 
7.4 
4.3 
1l.5 
.5 2 (1.4) 
. 
-
~~ 
, 
" 
)! 
'I: 
- --'-~. -
1.0 2 (5.3) 
Ln 
I 
II Baseline OFT MFC (128/256) - Case 8 w/Priority/ .4-.8 
FIFO I/F Manaqement 
Source: SDL MFC Simulation Model Runs 8/19-8/21 
I Numbers ,in parentheses represent priority and non-priority data collection record sizes (in bytes), 
respectively. 
2These savings are in addition to the savings realized in cases 6 and 8. The numbers in parentheses 
represent total savings for cases 1 and 4. 
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In evaluating the second PD1\2 I/F performance t .,,:Lor, equa.! 
opportunities for Master and slave FEID transfers, the followinu 
PDA2 I/F management polling schemes were simulated: 
2FC - Master Left Master Left 
FEID Slave FEID Slave 
FEID FEID 
MFC Master Left Master Right 
FEID Slave FEID Slave 
FEJ!) FEID 
Since the current sch,sme allows two Master FEIlD transfers per slave 
transfer, the intent of these new schemes was to give the slave 
FEID('s) the same number of chances as the Master FEID to transfer 
data over PDA2. However, no improvement in PDA2 throughput was 
gained. This is because the new schemes did not eliminate the 
factors contributing to PDA2 holdoff, but merely effected a re-
ordering of those transfers which delay the last FEID's EOML record 
transfer. 
To evaluate the third tuning consideration, a PDA2 I/F management 
scheme was simulated which transferred data collection records on a 
priority/FIFO basis. That is, the oldest and highest priority 
record ready for transfer at the time the interface became available 
was transferred, regardless of the originating FEID. Using this 
scheme, cases 6 and 8 were rerun and additional holdoff reductions 
of .5-1.0 ms. (Table 2) were realized. These are small savings, 
however, especially when compared with the impact to the FEID pro-
gram (expressed bv FEID developers) to incorporate the priority/ 
FIFO scheme evaluated. Because of this poor benefit/cost relation-
ship, adoption of this scheme is not recommended. 
RESULTS and RECOMMENDATIONS 
SDL performance in the 2FC and MFC modes has been shown to be 
very sensitive to the current PDA2 I/F management scheme. Fortu-
nately this sensitivity can be reduced through tuning and without 
costly FEID design changes. For example, maximum PDA2 I/F holdoff 
times can be reduced from the 1.9-14.8 ms. range to the 1.-3.3 ms. 
range just by setting non-priority data collection record size to 
256 bytes. 1\lso, during this study, SDL PDA2 I/F tuning capabili-
ties, other than those already discussed, were suggested by SDL 
personnel. Based on these suggestions, the following Systems 
Analysis action is recommended to determine the most effective way 
to tune PDA2 I/F performance: 
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(1) As part of the MFC performance evaluation task currontly 
in progress evaluate the effect of: 
• turning off non-priority data collection record transfers 
at various times during the minor cycle (e.g., first 20 ms.; 
10-20 ms. into each minor cycle) 
• doing priority data collection in the Master FEID only 
(i.e., no slave FEID priority data collection). 
(2) Compare/include the tuning results from step (1) with the 
data collection record sizing results from this study to determine 
exactly how the SDL should drive the PDA2 I/F to achieve the best 
priority record throughput. 
The results of this additional PDA2 I/F analysis should be pre-
sented with other MFC performance information at the Release 6 DDR 
in November. 
REFERENCES 
(1) "PDA2 Contention Sensitivity Analysis - Initial Report" by 
R. Stephen Carter, dated August 8, 1975. 
(2) "SDL FC Mode ALT Final Modeling Analysis - Initial Report" by 
Johnny E. Knight, dated April 7, 1975. 
(3) Attachment C to "~'SW Processing and I/O Profiles" by G. D. 
CaLlow dated 1/7/75. 
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APi'1!lNIJ LX A 
REPRODUCIBILITY OF THE 
ORIGINAL PAGE IS POOH 
PDA2 CONTENTION SENSITIVITY ANALYSIS BASIS/ASSUMPTIONS 
(1) Systems Analysis' .understanding of FEID PDA2 interface manage-
ment scheme:* 
• 2FC Mode - At a four megacycle rate the interface management 
hardware will poll for PDA2 transfers in the 
following sequence: 
Master Master Left Slave Haster Master Left Slave Master Master 
FEID FEID FEID FEID FEID FEID FEID FEID 
• MFC Mode - At a four megacycle rate the interface manage-
ment hardware will poll for PDA2 transfer in the 
following sequence: 
Master Left Slave Master Right Slave Master Left Slave Master 
FEID FEID FEID FEID FEID FEID FEID 
Right Slave 
FEID 
(2) When a PDA2 transfer completes, polling for the next record to 
be transferred will resume at the point in the polling sequence 
where the last positive polling response was encountered. 
(3) PDA2 data collection record priority is not considered in either 
of the schemes described. 
(4) The flight computer/FEID combinations in the 2FC and MFC con-
figurations modeled are assumed to be in synch with each other. 
*Source: Phone conversations with Jim Allen of IBM Huntsville, 8/8/75. 
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MANAGEMENT OVERVIEW 
The system design changes recommended in the SDL FC Real Time 
Problem Report (Reference 3) have been evaluated. The Systems 
Analysis simulation model of the SDL was used as the basis of the 
analysis. Individually, none of these designs allow the Host to 
achieve real time response to Flight Computer (FC) commands and 
keep CPU utilization under the 85 percent target. However, one 
combination of these design changes as described in Appendix B, 
SDD will allow the SDL FC Mode to meet real time and keep CPU 
utilization under 85 percent. Specific results of this combination 
inq1ude: 
e SDL average response time is 19.5 ms 
• Average Host CPU utilization is 83.8 percent 
• Host computer meets real time in every minor cycle. 
As a result of the analysis the following recommendation is made: 
• The SDL should adopt system design SDD because it supports 
real time with CPU utilization under 85 percent and mini-
mizes impact to SDL design. 
Since CPU utilization is approaching 85 percent and there is a 
need for sufficient CPU availability for growth and non-cyclic 
activity it is also recommended that: 
'" Additional analysis be conducted to bound the CPU required 
for non-cyclic activity and to estimate CPU growth for OFT 
(j,l 1'. dE'tai1ed review of model inputs and operation of SDL func-
tior,s in Systems Analysis' SDL model be conducted. 
PURPOSE AND SCOPE 
The purpose of this m.ode1ing analysis is to evaluate the SDL 
system design changes discussed in Reference 3. 
The scope of this analysis is 1i,;;j 'c,!,,'" to those :"ystem design 
changes recommended and not rejected by SCL de':elcpers and also 
limited to the FC Mode in the ALT environment. 
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OBJECTIVES AND ACCOMPLISHMENTS 
The objective of this analysis effort was to evaluate the 
impact of the referenced SDL system design recommendations in the 
following areas: 
• Host's ability to provide real time response to Flight 
Computer (FC) commands 
• Average Host system CPU utilization 
• SDL Response Time range and average . 
The above objective has been achieved by analyzing data from com-
puter simulation runs which were based on: 
• Computer simulation model representing current SDL Host & 
FEID designs 
• Driven by ALT I/O profile generated by Systems Analysis' 
simulation model of the functional ALT Flight Software 
Design as of 2/1/75 (Appendix C) 
• SDL ALT Math Model execution sequence & measured processing 
times (math models & output calibration) supplied by SDL 
developers 4/14/75 (Appendix D) 
• SDL ALT math model estimated processing times (resulting 
from changes in model requirements) supplied by developers 
7/10/75 (Appendix E) 
• Host-Host (PDA1) traffic profile provided by SDL personnel 
(Appendix F) 
• Control program services supplied by Systems Analysis' 
simulation model of EOS 
METHOD OF ANALYSIS 
The method of this analysis was to develop a revised baseline 
model of the current SDL design with updates provide by SDL 
developers since SDL DDR 6/4/75. This was accomplished by upgrading 
Systems Analysis' SDL Model with logic & timing modifications and 
new math model processing estimates. The results of the baseline 
model was used as a basis when evaluating each of the specific 
,'ystem designs outlined in Reference 3. 
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RESULTS 
A simulation run of the new baseline model shows 15 out of 25 minor cycles providing real time response to FC commands. The number of real time minor cycles was based on FSW's 15 ms requirement for transport lag time actually modeled. The average SDL response time was 24.6 ms as shown in Figure 1. 
A summary of system design (SDl-SD12) evaluation results obtained using this new baseline model appears in Table 1 along with an expla-nation of designs not modeled. Design change effects on the base-line model results ranged from : 
• 0.1 ms to 2.3 ms SDL response time improvements 
• -0.8 ms to +1.9 ms per minor cycle CPU processing impact 
• 0 to 10 additional real time minor cycles. 
The important point, however, is that none of the system designs recommended (SDl-SD12) individually achieved real time response to FC commands and CPU utilization under 85 percent. Appendix A presents individual design evaluation results in detail and describes causes for CPU utilization and SDL response impacts reported. 
Since no individual design change improved Host performance with the CPU utilization and response guidelines desired, combi-nations of design changes (SDA-SDD) were simulated (results pre-sented in Table 1). Of the combinations simulated, only one (SDD) met the performance targets established. 
This system design showed 83.8 percent CPU utilization, SDL response time of 19.5 ms and achieved real time response to FC commands in every minor cycle. The detailed results for this case are presented in Appendix B. 
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RANGE 
AVERAGE 
HOST 
STARTUP 
TIME 
3.7 - 4.3 
, 
4.0 
FIGURE 1 
BASELINE CASE OF 
CURRENT SDL DESIGN RESPONSE TIME BREAKDOWN 
(TIMES IN MILLISECONDS) 
TOTAL ELAPSED SDL RESPONSE TIME 
22,3 - 26,9 
24.6 
PASS I AND 
PASS II PASS II 
MODEL EXECUTION OUTPUT 
CALIBRATI ON 
g.O 3.1 - 3.3 
-
g.O 3.1 
SDL RESPONSE COMPLETE TIME (FROM START OF MINOR CYCLE): 
RANGE: 38.3 - 43.6 AVERAGE: 41.2 
NUMBER OF REAL TIME MINOR CYCLES* - 15 
) 
PDAI 
TRANSFER 
7.4 - 7.8 
. 7.5 
*NUMBER OF MINOR CYCLES PROVIDING REAL TIME RESPONSE TO FC COMMANDS WITH TRANSPORT 
LAG:' 15 MS. 
ISTARTS WHEN DATA COLLECTION OF EOML DATA HAS COMPLETED; AVERAGE FET=16.6MS (RANGE= 
14.3-18,lMs) 
SO"RCE: SDL ,·10DEL BASE CASE RUN 8/1/75 
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ITEM 
BASE CASE 
NO. REAL* 
TIME 
MI NOR CYCLES 
15 
SDI OVERLAP PDAI WITH PASS II 20 
:.10DEL EXECUTI ON 
SD2 CALIBRATE PASS I MATH 22 
MODEL OUTPUT AFTER PASS 
I MODEL EXECUTION 
~ SD3 TRANSFER OUTPUT (HEADER + 25 
I DATA + FILLER) OF PASS I 
MODELS AFTER PASS I MODEL 
EXECUTION 
AVERAGE 
PROCESSING 
PER ~1!N08 
CYCLEtMS) 
32.Q 
3Q.3 
32.7 
3Q.3 
TABLE 1 
SYSTEM DESIGN EVALUATION SUMMARY 
AVERAGE 
CPU TIME 
IMPACT PER 
MINOR CYCLE (MS) 
+1.9 
+0.3 
+1.9 
SDL 
RESPONSE 
TIMES tMS) 
2q.6 
23.7 
23.5 
22.3 
SDL 
RESPONSE 
I MPACTlMS) 
-0.9 
-1.1 
-2.3 
"j 
1 
SDQ ACCUMULATt 102Q BYTES OF 
NON-PRIORITY DATA PRIOR 
TO ISSUING SVC TO RTLOG 
CURRENTLY IMPLEMENTED INTO SDL DESIGN & INCLUDED IN BASECASE 
\ j 
. 
I'::. ;.,-, I - ': 
, . . 
!~. ~ 
,~~, 
~ 
.~ 
SD5 USE MDM PROM WORDS AS A 
DIRECT INDEX 
SD6 INPUT/OUTPUT CALIBRATION & MODEL DATA BASE RE-
VISION 
15 32.3 
NOT MODELED 
-0.1 24.5 -0.1 
AVERIlGE 
CPU h 
ADJUSTED 
FOR REAL 
TIME 
81.0 
85.8 
81.8 
85.8 
80.8 
~-; 
'~j 
><, 
-NUMBER OF REAL TIME MINOR CYCLES MEETING REAL TIME RESPONSE TO FC COMMANDS WITH TRANSPORT LAG ~ 15 MS. 
+LETTERS IN PARENTHESES INDICATE THE APPENDIX WHICH CONTAINS DETAIL RESULTS OF SPECIFIC DESIGN. 
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CALIBRATI?N)AND I 0 
HANDLING A 
PROM IMAGE MUST 
BE USED PER M. 
6AMBLE 
DECREASE DUE TO 2~s/ 
LOGICAL DEVICE SAVINGS. 
NO SAVING FOR OUTPUT 
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ITEM 
SD7 REVISE FEID (DECREASE 
BCW REQUIRED) 
SD8 GROUP PARAMETERS FOR 
CALIBRATION BASED ON 
FSW READ FREQUENCY 
SD9 REMOVE ERROR CHECK 
FROM FE lD ACCESS 
METHOD 
SD10 REVIEW CURRENT 
CALIBRATED OUTPUT 
SDH EXECUTE ~IODELS AT FSW 
READ FREQUENCY 
SD12 EVALUATE CALCULATIONS 
BASED ON DEMAND 
RESPONSE INPUTS 
SDA CHANGE IN DATA COL-
LECTION BUFFER SIZES 
SDB COMBINATION O~ SDl-3 (NOT ADDITIVE 
;:..-
A 
'<;. 
NO. REAL* 
TIME 
MINOR CYCLES 
22 
15 
22 
25 
SYSTE~l DESIGN EVALUATION SU~lMARY (CONT.) 
AVERAGE 
PROCESSING 
PER M!NOR 
CYCLE (MS) 
31.6 
32.3 
32.7 
35.9 
AVERAGE 
CPU TIME 
IMPACT PER 
MINOR CYCLECMS) 
NOT MODELED 
-0.8 
-0.1 
NOT MODELED 
NOT MODELED 
NOT MODELED 
+0.3 
+3.5 
SDL 
RESPONSE 
TIMES (MS) 
22.5 
24.5 
23.6 
20.1 
SDL 
RESPONSE 
IMPACTlMS) 
-2.1 
-0.1 
-1.0 
-4.5 
AVERAGE 
CPU % 
ADJUSTED 
FOR REAL 
TIME 
79.0 
80.8 
81.8 
89.8 
. ~- '"---'-----'.,,-- --_.-
COI~MENTS 
INFEASIBLE AT PRE-
SENT PER M. GAMBLE 
DECREASE DUE TO LESS 
OUTPUT CALIERATION 
PROCESSING (A) 
DECREASE DUE TO FEID 
ERROR CHECK P(ROCESS-
ING REMOVED A) 
NO SIGNIFICANT IMPACT 
TO SDL, NOT FEASI-
BLE PER M. GAMBLE 
NEED TO MEET REAL TIME 
WITHOUT- THIS DESIGN 
PER D. HORNER 
DEMAND RESPONSE AC-
TIVITY NOT MODELED 
INCREASE DUE T(O)PDA2 
rio HAND1,ING B 
INCREASE "tiE TO 
EXTRA CALiBRPT10N 
AND liD ~ANG~ING (B) 
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SYSTEM DESIGN EVALUATION SUMMARY (CaNT.) 
AVERAGE AVERAGE NO. REAL * PROCESSING CPU TIME SOL SOL TIME PER MtNO~ IMPACT PER RESPO~SE RESPONZE ITEM MI NOR CYCLES CYCLE MS MINOR CYCLE(MS) TIMES MS) IMPACT MS) 
SOC COMBINATION OF 505, 508, 509, SOA, SOB 25 34.9 +2.5 17.3 -7.3 
SOD COMBINATION OF SD3, SD6, SD8, 509, SDA 25 33.5 +1.0 19.5 -5.1 , 
" , 
~---'~-
-,-,,--
( ,,', 
\.. :' 
AVE~AGE CPU, 
ADJUSTED 
FOR REAL 
TIME COM~lENTS 
87.3 INCREASE DUE TO E~TRA CALIBRATI~N AND I a HANDUNG B) 
83.8 INCREASE DUE TO EXTRA OUTPU/ CALIBRATIO~ AND I 0 HANDLING B) 
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RECOMMENDATIONS AND CONCLUSIONS 
Based on analysis of simulation results the following con-clusions are made: 
• Host response time can be improved to support real time by: 
• more overlap of CPU with PDAI I/O 
• grouping parameters for culibration based on FSW reae frequency 
• transferring of data and buffer control words at different times over PDAI. 
• The magnitudes of the CPU utilization and SDL response time results presented are rio Profile dependent but the direction of saving achievable is not I/O Profile dependent. 
There is at least one Host processing sequence that can support real time with CPU utilization under 85 percent. Adoption of this system design (SDD) is recommended to the SDL because: 
• Less impar.t to SDL design 
•• No break-up of Pass II models 
•• Output calibration and PDAI transfers remain the same, 
operating one after the other. 
Since CPU utilization is approaching 85 percent and there exists a need for sUfficient CPU availability for growth and non-cyclic activity it is also recommended that: 
• Additional analysis of FC mode be done to bound the CPU required for non-cyclic activity and the estimated OFT growth 
• A detailed review be done of model inputs which include processing estimates and measured time and operation of SDL functions, e.g., output calibration routine, in Systems Analysis' SDL model. 
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SCHEDULE 
The system designs accepted by SDL 10/2/75 and to be imple-mented into the SDL design are: 
w SDI - Implies the following change to SDL response time 
Host startup (Input calibration + PDA2 transfer) Pass II model execution (NLA, ACS, AER, EOM & RGA) Calibration of Pass II data 
PDAI transfer of Pass II data and BCW's Pass III model execution (IMUl Calibration of Pass III data 
PDAI transfer of Pass III data and Pass I & III BCW's 
• SD2 Calibrate Pass 1 data after Pass I model execution 
• SD8 - Calibrate model data based on FSW read frequency. 
• SDA - Data collection buffer size change; 128 bytes for Priority and 1024 bytes for Non priority. 
To complete this modeling analysis the following milestones have been identified: 
Milestones Completion Dates 
Upgrade SDL model to new design 10/8/75 
Analysis of Fe commanding all busses 10/15/75 
Analysis of FC ALT new design 10/17/75 
Final Report 10/27/75 
Parameter Table Update 10/27/75 
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DETAIL RESULTS LiF SYSTEM DESIGN 1 
SOML EOML 
Pass I HS I Pass I~ cl SPass 
Symbol Explanation 
Pass I Pass I model execution 
HS Host startup time (Input calibration + PDA2 transfer) 
Pass II NLA, ACS, AER, EOM, RGA model execution C Calibrate Pass I & II model data S, T Start I/O and transfer calibrated data P"lSS III IMU model execution 
C Calibrate IMU model data 
S, T '. Start I/O and transfer calibrated data 
all BCW's 
Number of adjusted real time minor cycles (MC) Number of real time minor cycles observed CPU processing per minor. cycle 
CPU processing time impdct 
SDL Response time 
SDL Response t1me impact 
Average CPU % adjusted for real time 
T 
+ 
SOML 
IIIICIS 
T 
Average 
Response Time 
(in milliseconds) 
14.0 
4.0 
4.6 
2.2 
3.·4 
4.4 
1.0 
4.4 
20 mc 
11 mc 
34.3 
+1.9* 
23.7 
-0.9+ 
85.8% 
*Incrcase due to extra output calibration and I/O handling +Decreasc due to overlapped I/O and CPU 
-11- RE?,WDDCIBILITY OF mm 
OIUGlNAL FAG!': IS poult 
--.".-.---_ .. ,., .. _- .~ ... --. --~-'-'-
........... ----'-
;:'1 .: 
i 
, 
! 
i 
'i ~ 
~ 1 j¥; .. >1 ; ;' 
: .' 
~,-. •.. . 
f 
I 
,," '''~ 0" ~ '0-0 ., ••.•• """'>..~'\i!;Q~'!>\';w,\\, *" -~'~\i":' 
l\PPENI) IX A 
DETAIL RESULTS OF SYSTE~I DESIGN 2 
SOML EOML 
P·ass I I C HS I Pass II 
Symbol 
Pass I 
C 
Explanation 
Pass I model execution 
Calibrate Pass I model data 
HS Host startup time (Input calibration + 
Pass II 
C 
PDA2 transfer) 
Pass II model execution 
Calibrate Pass II model data 
S, T Start I/O and transfer calibrated data + 
all BCW's 
-. 
Number of adjusted real time minor cycles 
Number of real tjme minor cycles observed 
CPU processing per minor cycle 
CPU processing time impact 
SOL Response time 
SOL Response time impact 
l\verage CPU % adjusted for real time 
(MC) 
SOML 
Ic Is 
T 
l\verage 
Response Time 
(in milliseconds) 
14.0 
1.2 
4.0 
9.0 
2.0 
7.5 
22 mc 
12 mc 
32.7 
+0.3* 
23.5 
-1.1+ 
81. 8% 
*Increase due to extra AMOD processing during output calibration 
+Oecrease due to less items calibrated during SDL response time 
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Pass I 
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Pass I 
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S, T 
B 
HS 
Pass II 
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APPEN'lIX A 
DETAIL RESULTS OF SYSTEM DESIGN 3 
EOML 
0 Ic \S/o/; HS ! 
T 
Explanation 
Pass I model execution 
Calibrate Pass I model data 
Pass II 
Start I/O and transfer calibrated data 
Background processing 
Host startup time (Input calibration + PDA2 transfer) 
Pass II model execution 
Calibrate Pass II model data 
SOML 
Ie Js 
T 
Average 
Response Time (in milliseconds) 
14.0 
1.2 
2.0 
'. S, T Start I/O and transfer calibrated data + all BeW's 
4.0 
9.0 
2.0 
6.0 
Number of adjusted real time minor cycles (MC) Number of real time minor cycles observed CPU processinq per minor cycle 
CPU processing time impact 
SOL llesponsc time 
SDL Response time impact 
Average CPU % adjusted for real time 
25 mc 
17 mc 
34.3 
+1.9* 
22.3 
-2.3+ 
85.8% 
*Increase due to extra output calibration and I/O handling. +Decrease due to less items calibrated and transferred during SDL response time. 
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APPENI'IX A 
DETAIL RESULTS OF SYSTEM DES IGN 6 
SOML EOML 
Pass I HS I Pass II 
Symbol 
Pass I 
HS 
Pass II 
C 
Explanation 
Pass I model execution 
Host startup time (Input calibration + 
PDA2 transfer) 
Pass II model execution 
Calibrate Pass I & II model data 
SOML 
IC IS 
T 
Average 
Response Time 
(in milliseconds) 
14.0 
S, T Start I/O and transfer calibrated data + BCW's 
3.9 
9.0 
3.1 
7.5 
-. 
Number of adjusted real time minor cycles (MC) Number of real time minor cycles observed CPU processing per minor cycle 
CPU processing time impact 
SOL Response time 
SOL Response time impact 
Average CPU % adjusted for real time 
15 mc 
7 mc 
32.3 
-0.1* 
24.5 
-0.1+ 
80.8% 
*Decrease due to the 2~Js/logical device less processing required during input calibration processing time. 
+Decrease results from le::;3 pro-cessing time during input calibration 
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APPENJIIX A 
DETAIL RESULTS OF SYSTEM DESIGN 8 
SOML EOML SOML 
Pass I HS I Pass II IC IS 
T 
Symbol Explanation Average 
Response Time 
(in milliseconds) 
Pass I 
HS 
Pass II 
C 
S, T 
'. 
Pass Iodel execution 
Host startup time (Input calibration + 
PDA2 transfer 
Pass II model execution 
Calibrate Pass I & II model data at 12.5 hz for 
ADS, IMU, TAC, RAD and MLS at 5 hz. 
Start I/O and transfer calibrated data + BCW's 
Number of ad~usted real time minor cycles (MC) 
Number of real time minor cycles observed 
CPU processing per miror cycle 
CPU process ing time _ 'npact 
SDL Response time 
SDL Respollse time impact 
Average CPU % adjusted for real time 
14.0 
4.0 
9.0 
2.1 
6.2 
22 mc 
18 me 
31. 6 
-0.8* 
22.5 
-2.1+ 
79.0% 
*Decrease due to the reduction of date items output calibrated 
which varies from 43 to 141 data items. 
+Docrcase results from less data items output calibrated 
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Pass I 
HS 
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C 
APPEN')IX A 
DETAIL RESULTS OF SYSTEM DESIGN 9 
EOML 
HS I Pass II 
Explanation 
Pass I model execution 
Host startup .time (Input calibration + 
PDA2 transfer 
Pass II model execution 
Calibrate Pass I & II model data 
SOMl.! 
I C IS I 
T 
Average 
Response Time 
(in milliseconds) 
14.0 
S, T Start I/O and transfer calibrated data + BCW 
4.0 
9.0 
3.1 
7.5 
'. 
Number of ad1usted real time minor cycles (MC) 
Number of real time min0r cycles observed 
CPU ~rocessing per minor cycle 
CPU processing time impact 
SDL Response time 
SOL Response time impact 
Average CPU % adjusted for real time 
15 mc 
7 mc 
32.3 
-0.1* 
24.5 
-0.1+ 
80.8% 
*Decrease due to not executing FEID Access Method error check. 
+Decrease results from less processing during PDAl transfers. 
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APPENl,IX B 
REPRODUCJBILITY OF THE 
PRIGThIAL PAGE IS POOR 
DETAIL RESULTS OF SYSTEM DESIGN A (buffer sizes) 
SOML EOML SOML 
Symbol 
Pass I 
HS 
Pass II 
C 
Pass I HS I Pass II 
Explanation 
Pass I model execution 
Host startup time (Input calibration + PDA2 transfer) 
Pass II model execution 
Calibration Pass I & II model data 
I
C 
IS 
T 
Average 
Response Time 
(in milliseconds) 
14.0 
S Start I/O and transfer calibration data + BCW 
2.8 
9.0 
3.1 
7.5 
-. 
Number of ad~usted real time minor cycles (MC) NUlnber of real time minor cycles observed CPU processinq per minor cycle 
CPU !Jrocessinq Lime impact 
:·;DL Response t. i.mc 
;jO/, Hespoflse tbne impact 
I\Vt'l"aqc! CPU ~ cHlju!;tcd for real time 
22 mc 
10 mc 
32.7 
+0.3* 
23.6 
-1.0+ 
81.8% 
" TncrE'ase due to I/O handling during PDA2 data collection buffers. (Two 64 halfword buffers filled per minor cycle in this design instead of one 256 halfword buffer during base case). Overlapping savings resulting from less SVc's to RTLOG. +Decrease results from overlapplng PDA2 I/O with input calibration processing and less transfer time because first transfer is completed 50% of the time before EOML is daLa collected. 
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APPEN)lIX 13 
DETAIL RESULTS OF SYSTEM DESIGN 13 (SDl-3) 
SOML EOML SOML 
Pass I 
Symbol Explanation 
Pass II C S Pass III C S 
T 
Average 
Response Time 
T 
(in milliseconds) 
Pass I 
C 
5, T 
B 
HS 
Pass II 
C 
5, T -. 
Pass III 
C 
5, T 
Pass I model execution 
Calibrate pass I model data 
Start I/O and transfer calibrated data 
Background processing 
Host startup time (Input calibration + 
PDA2 transfer) 
NLA, ACS, AER, EOM, RGA model execution 
Calibrate Pass II model data 
Start I/O and transfer calibrated data + BCW's 
for Pass II models 
IMU model execution 
Calibrate IMU model data 
start I/O and transfer calibrated data + rest 
of BeW's 
Number of adjusted real time minor cycles (MC) 
Number of real time minor cycles observed 
CPU processing per minor cycle 
CPU processing time impact 
SUI. Response time 
SOL Response time impact 
Average CPU % adjusted for real time 
14.0 
1.2 
2.0 
NA 
4.0 
4.6 
1.0 
4.4 
4.4 
1.0 
2.0 
NA 
25 nc 
35.9 
+3.5* 
20.1 
-4.5+ 
89.8% 
*Increase due to two extra output calibration and I/O handling 
+Decrease due to less data calibrated and transferred during SOL 
response time and overlapped I/O and cpu. 
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l\PPEN'lIX B 
DETAIL HESULTS OF SYSTEM DESIGN C(SD6, 8, 9, A, B) 
SOML EOML 
/, 
/1 
Pass I Icls<P; HS I Pass IIlc IS 
Symbol 
Pass I 
C 
5, T 
B 
HS 
Pass II 
C 
S, T 
'. 
Pass III 
C 
T 
Explanat~on 
Pass I model execution 
Calibrate Pass I model data 
Start I/O and transfer calibrated data 
Background processing 
Host startup (Input calibration + 
PDA2 transfer) 
NLA, ACS, AER, EOM, RGA model execution 
Calibrate Pass II model data 
Start I/O and transfer calibrated data + 
Pass II BCW; s 
IMU model execution 
Calibrate Pass III model data 
SOML 
Pass IIII CIS 
T T 
Average 
Response Time 
(in milliseconds) 
14.0 
0.6 
1.1 
NA 
2.8 
4.6 
1.0 
4.4 
4.4 
0.5 
5, T Start I/O and transfer calibrated data + rest 
of BCW's 1.0 
NUOIIJer of ad9ustc:d real time minor cycles (MC) 
Number of rp.:tl time minor cycles observed 
CPU processinq per minor cycle 
CPU processin(J lime impact 
SDL Rc'sponsl' time 
SDI. Rcspon:::;(! t inH:' impact 
Ave ray,! CPU , adjusted for real time 
NA 
25 mc 
34.9 
+2.5* 
17.3 
-7.3+ 
87.3% 
*lncrease du.e to extra output calibration, I/O handling and SDA 
overlaoping saving resulting from SD6, 8 and 9 
+Decrease results from SD6, 8, 9, A & B. 
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SOML 
Pass I 
Symbol 
APPENllIX B 
DETAIL RESULTS OF SYSTEM DESIGN D(SD3, 6, 8, 9, A) 
EOML 
IC IS~ HS I Pass II 
Explanation 
smlL 
I CIS 
T 
Average 
Response Time 
____ L~:.·. ~'l 
,I 
- , . 
, 
~. 
! 
(in milliseconds) 
Pass I 
C 
S, T 
B 
Pass I model execution 
Calibrate Pass I model data at 12.5 hz for IMU, 
TAC, ADS and RAD qnd 5 hz for MLS 
Start I/O and transfer calibrated data 
Background processing 
14.0 
0.6 
1.1 
HS Host startup time (Input calibration+PDA2 transfer) 2.8 
Pass II 
C 
S, T 
-. 
Pass II model execution 
Calibrate Pass II model data 12.5 
Start I/O and transfer calibrated 
BCW 
hz for IMU 
data + all 
F rT ~. 1 ". 0~, ,'::; iLI'IY OF TIlE 
On!!lt: .,:, '~(j;~ is f'GOR 
Number of ad~usted real time minor cycles (MC) 
Number of real time minor cycles observed 
CPU processing per minor cycle 
CPU processing time impact 
SDL Response time 
SOL Response time impact 
Average CPU % adjusted for real time 
9.0 
1.5 
5.2 
25 mc 
23 mc 
33.5 
+1.0* 
19.5 
-5.1+ 
83.8 
*Increase due to extra calibration and I/O handling overlapping 
savings resulting from SD6, 9 and 8 
rDecrease results from 8D3, 6, 8, 9, A 
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I/o Definitions For GNC Mated Flight, Sep., TAEM, A/L Major Modes 
I WORDS/ TOTAL RATE MDM's BCE's I MDM WORDS I INPUT GROUP 1 
I Accel Assembly 2 6 25 FFI-3 10-12 RH RHC 3 9 25 FFI-3 10-12 I RH RPTA 1 3 25 FFI-3 10-12 RH SBTC - I 3 25 FFI-3 10-12 , ;, I I LH RHC 3 9 25 FFI-3 10-12 I LH RPTA 1 3 25 FFI-3 iO-12 LH SBTe 1 3 2.5 FFI-3 10-12 FFI Discretes 7 7 25 FFI 10 FF2 Discretes 6 6 25 FF2 11 FF3 Discretes 7 7 25 FF3 12 
~l FF4 Discretes 5 5 25 FF4 13 
I 
'" 
'~IDUT GROUP 2 t-' 
I Rate Gyro Assembly 3 9 25 FAI-3 14-16 Actua tor Feedback 7 28 25 FAI-4 14-17 FAI Discretes 2 2 25 FAI 14 FA2 Discretes 2 2 25 FA2 15 FA3 D iscretes 2 2 25 FA3 16 F A4 D i scretes 1 1 25 FA4 17 Aft Attach Pt. Volt. 2 4 25 FAI,FA2 14,15 APU Pressures 1 3 25 FA 1-3 14-16 
INPUT GROUP 3 ~-
t Fwd. Attach Pt. Volt. 1 2 12.5 FFI ,FF2 10, II ADTA 7 28 12.5 FFI-4 10-13 .. ~ IMU 14 42 12.5 FFI-3 10-12 ~ MSBLS 3 9 12.5 FFI-3 10-12 ~-TAC.->.N 4 12 12.5 FFI-3 10-12 
;{ TACAN Control Reg. 2 6 12.5 FFI-3 10-12 ~, ~adar Altimeter 1 2 12.5 FFI,FF2 10,11 I (Time Tog) I; 
- , Source: ALT FS,., Preliminary Design Review 3/10/75 ~ ! )! 
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Appendix C 
\ 
I/o Definition For GNC (Cont'd.) 
WORDS/ TOTAL RATE 
MDM WORD 
OUTPUT GROUP 1 
ASA Commands 6 24 25 
F Al Discretes 4 4 25 
FA2 Discretes 4 4 25 
FA3 Discretes 4 4 25 
FA4 Discretes 2 2 25 
OUTPUT GROUP' 2 
FFI Discretes 8 8 12.5 
FF2 Discretes 8 8 12.5 
I FF3 Discretes 8 8 12.5 
I FF4 Discretes 4 4 12.5 
I SPI 1 1 12.5 IV 
IV T ACAN Contro I Reg. 2 6 12.5 I 
IMU Torque & Slew 2 6 12.5 
OUTPUT GROUP 3 
Dedicated Display # 1 37 111 12.5 
Dedicated Display H2 37 111 12.5 
t 
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MDM's 
FAI-4 
FA1 
FA2 
FA3 
FA4 
FFI 
FF2 
FF3 
FF4 
FFI 
FFI-3 
FFI-3 
DDU 1 
DDU 2 
BCE's 
14-17 
14 
15 
16 
17 
10 
11 
12 
13 
10 
10-12 
10-12 
10,11,13 
10-12 
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Appendix C 
A/L I/o Definitions For SM And UI 
Read/ Words/ Total 
Write Device Words 
DOWNLIST PROCESSOR 
Downlist Buffer W 128 128 
DEU POLLING 
DEU 1 Poll R 1 
DEU2 Poll R 1 
DEU3 Poll R 1 
SM DATA ACQUISITION 
Obtain Data R 37 37 
Obtain Status Byte R 1 1 
I 
'" DISPLAY UPDATE w
I Final Approach Display W 25 25 
System Summary Display W 282 282 
RM-CONT Display W 347 347 
.... 
.' 
~ .. _;.~~ ....... '". "_,!..:"..,~~.~,_~~,,:,,_.c., .~~' ,_ 
t, .. , 
Rate 
2::' 
5 
5 
5 
7 
1 
10 
1 
1 
Exec 
Cycles 
1-25 
1-5 
1-5 
1-5 
1-10 
5 
1-10 
2 
3 
Device BCE 
DACBU 24 
DEUI6 
DEU27 
DEU38 
DACBUI 24 
DACBU124 
DElJI 6 
DEU27 
DEU38 
-~ 
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APPENDIX D 
AL T HOST ~lATH HODEL C:iARACTER I ST I CS 
MODULE MODEL ij:25) # MEASURED EXECUTION MEASUI,E CPU/EXEC, PHASE ~~~~RAl1 (MS) 
--
SMDLGACS ACS ALL 2,200 I I 6K 
SMDLENV2 AER ~2~ ALL 1,260 I I 2K EOM 2 ALL ,890 I I 3,5K 
SMDLGSEN . H1U (2) ALL 4,8~0 I I O,~~ RGA ALL ,6 0 I I 
NLA ALL ,720 I I loOK 
SMDLXDDM DDM ALL ,250 I loOK 
DDS EVEN ,600 I loOK 
SMDLGLDS LDS ALL ,270 I 1,OK 
SMDLENVI EOM(l) ALL ,5~0 I 1,OK ERVI ALL 1.80 I loOK 
ATM ALL ,620 I 1,OK 
WND ALL 2:g~0 I ±:~~ GRA ALL 
3,8 8 I LND ALL I -
AERU) ALL 81800 I 2,OK I ,~20MC I 
: 2-25TH MC 
i 
I ~~liJLGNAV TAC ~LL 2,160 I 2'~K 
I MLS 18 ,13, ,900 I 2, K 8,13, 
RAD ALL ,600 I 1. 5K 
IMl,(l) ALL ,950 I t:~~ Af:JS ALL :~6~ I SMDLSPMU PMU ALL I -
S~1DLRCLK - I ALL I ,lK 
-----
SOURCE: SDL DEVELOPMENT PERSONNEL, 4/14/75 
REPRODUCIBILITY OF THE 
-24- ORIGINAL PMi8 IS POOR 
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APPENDIX E 
ALT HOST MATH MODEL CHARACTERISTICS 
MODULE MODEL I~~5E NO. ESTIMATED NAME NAME CPU/EXEC (MS) 
SMDLGACS ACS ALL 1.881 
SMDLENV2 AERF~ ALL 1.260 EOM 2 ALL .890 
SMDLGSEN IMU(2) ALL 4:~~~ RGA ALL 
NLA ALL .420 
SMDLXDDM DDM ALL .250 
DDS EVEN • fiOO 
SMDLGLDS LDS ALL .270 
SMDLENV1 EO~1 (1) ALL .~50 ERV1 ALL 1: 6~ AFP ALh PER 1, ,7,1~,13,16,19,22,25 1.300 
ATM ~,5,8,± ,±~,17,2~,~3 .620 GRA ,6,9, 2, ,18,2, 4 3:~~~ LND1 ALL AER ALL 8.600, 320+ 
SMDLGNAV TAC 3LL 1.360 MLS ,8,13,18;23 .900 
~~B(1) ALL :~~~ ALL ADS ALL .8 0 
Si~DLSPMU PMU ALL .500 
SMDLRCLK ALL 
+FIRST TIME REPRESENTS MODEL EXEC TIME FOR 1ST MINOR CYCLE 
SECOND TIME REPRESENTS MODEL EXEC TIME FOR 2ND-25TH MINOR CYCLES 
SOURCES: SDL PERSONNEL 7/10/75 
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APPENDIX F 
ALT HOST-TO-FEID PDAI TRAFFIC PROFILE MODELED 
LOAD MODULE! NUMBER OE WORDS -uD-B IT) I 
PARAMETERS CAUBRATF'D TOTAL OUT 
EI:JAS Ell t1QllELS 
SMDLGACS/ 
ACS FDBK. SIG. 28 152 
ACS DISC. SIG. 0 22 
SMDLENv2l- NONE NONE 
SMDLGSEN/ 
IMU(2) 42 60 
RGA 9 60 
NLA 6 ~a RGA DISC. 0 
EI:J8SE I t1QDEIS 
SMDLGLDSiLDS NONE NONE 
SMDLENV1/- NONE NONE 
S~1DLGNAV/ 
lAC 15 48 
MLS 9 30 
RAD 2~ ~g ,\DS 
NAY DISC. INCLUDED WITH 
CSB DISCRETES 
CSB DISC. 0 54 
MAN CONTROL 30 62 
EDS 2 6 
SMDLSPMU/PMU 0 42 
~ -
SOURCE: SDL PERSONNEL 3/75 
'INCLUDES FILLJ HEADERJ & FEID BUFFER CONTROL WORDS 
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CYCLEr OUTPUT (ALL = THRU 2S) 
ALL 
ALL 
N/A 
ALL 
ALL 
ALL 
ALL 
N/A 
N/A 
ALL 
3J 8J 13 J 18 J 23 
ALL 
ALL 
N/A 
i 
.. ~ 
DEMAND RESPONS~ 
DEMAND RESPONSE 
DEMAND RESPONSE 
ALL 
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